MEMORIES MICROPROCESSORS CONSUMER CIRCUITS INDUSTRIAL MOSTEL

MOS INTEGRATED CIRCUIT GUIDE -

Numerical/Functional Index

M	emories		In	dustrial		
	MK 1002P			MK 5002P		
	MK 1002N	Dual 128-Bit Static		MK 5002N	4-Digit Counter Latch	
		Shift Register 4			Decoder	110
	MK 1007P	Dual 80-Bit Dynamic		MK 5005P		
		Shift Register 8		MK 5005N	4-Digit Counter Latch	
	MK 2400P Series	2560-Bit ROM			Decoder	110
	MK 2408P	2560-Bit Row-Out		MK 5007P		
		Character Generator 17		MK 5007N	4-Digit Counter Latch	
	MK 2500 Series	4096-Bit ROM			Decoder	110
	MK 2503P	ASCII		MK 5009P		
		Converter 23		MK 5009N	Counter Time Base	115
	MK 2600P Series	4096-Bit ROM		MK 50240P Series		
	MK 2601P	ASCII			Top Octave Tone Generator .	
		Converter 23		MK 50395N	6 Decade Up/Down Counter.	123
	MK 28000P		Co	onsumer Circuits		
	MK 28000N	16384-Bit ROM 24		MK 50280N Series	8-Digit Calculator	
	MK 4006P-6	1024x1-Bit Dynamic RAM 28		MK 50310N Series	8-Digit Calculator	130
	MK 4008P-6	1024x1-Bit Dynamic RAM 28		MK 50101N	Financial Calculator Chip Set	
	MK 4007P			MK 50102N	Financial Calculator Chip Set	
	MK 4007N	256x1-Bit Static RAM 34		MK 50075N	Financial Calculator Chip Set	131
	MK 4007P-4			MK 50103N	Scientific Calculator Chip Set	
	MK 4007N-4	256x1-Bit Static RAM 38		MK 50104N	Scientific Calculator Chip Set	
	MK 4096P-6	4096x1-Bit Dynamic RAM 39		MK 50075N	Scientific Calculator Chip Set	132
	MK 4096P-16	4096x1-Bit Dynamic RAM 39		MK 50250N Series	Alarm Clock Circuit	134
	MK 4096P-11	4096x1-Bit Dynamic RAM 46		MK 50380N	Clock Radio Circuit	135
	MK 4102P	4004 4 Bit Ot at BAM 50		MK 50440N	CMOS LED Watch Circuit	136
	MK 4102P-1	1024×1-Bit Static RAM 50				
	MK 4102P-6	1024×1-Bit Static RAM 53	Fı	uture Products		
	MK 4200P-11	4096x1-Bit Dynamic RAM 57		MK 29000P	16384-Bit Dynamic ROM	
	MK 4200P-16	4096x1-Bit Dynamic RAM 64		MK 31000P	16384-Bit Static ROM	
IVI	icroprocessors			MK 4027P	4096x1-Bit Dynamic RAM	140
	F8 Product	0.D': M'		MK 50396N	Six Decade Up/Down	
	Description	8-Bit Microprocessor		1414 5000711	Counter	141
		Application Note 82		MK 50397N	Six Decade Up/Down	
	GEMS 8	Microcomputer System 99		MAIC FOOEN	Counter	
	12/16 K	Memory System 102		MK 5085N	Integrated Tone Dialer	142

MEMORIES

Mostek offers a broad line of memory products — all with state-of-the-art technology and specifications. In this section you'll find a complete family of 4K dynamic RAMs (in the industry standard 16-pin package) plus a selection of 1K statics and dynamics, Read Only Memories and shift registers.

MICRO-PROCESSORS

The F-8 microprocessor from Mostek is a complete family of MOS circuits that can be used as building blocks to construct versatile, efficient, cost effective systems from simple to complex. Design versatility is achieved with a minimum 2-chip system, expandable to 5 or more. Cost effectiveness, another big advantage to the F-8, is achieved through minimum parts count in the system. Evaluation is simplified with the F-8 Evaluation Kit.

CONSUMER CIRCUITS


Mostek offers unique consumer circuits for a variety of applications - calculators, radio alarm clocks, watches and clocks. All in high volume production, with features to help your product sell.

INDUSTRILL.

With the growing need for solid-state reliability and cost efficiency in industrial application, Mostek offers a growing selection of timers, counter/decoders and frequency generators.

FUTURE PRODUCTS

At Mostek there's a continuing development of new products...and improvements in existing products. In this section we highlight several "soon-to-be-announced" designs. For a complete update on the latest developments in MOS — call Mostek.



MK 1002 P MK 1002 N

MOS Static Shift Register

MOSTEK

FEATURES:

- ☐ Ion-implanted for full TTL/DTL compatibility no interface circuitry required
- ☐ Single-phase, TTL/DTL compatible clocks
- ☐ Dual 128-bit static shift registers 256 bits total
- ☐ Dual sections have independent clocks
- ☐ Recirculate logic built in
- □ DC to 1 MHz clock rates
- ☐ Low power dissipation 130 mW
- ☐ 16-pin dual-in-line package

APPLICATIONS

- □ Delay lines
- □ Buffer data storage
- ☐ Recycling test data sequencer
- □ Digital filtering

DESCRIPTION


The MK 1002 is a P-channel MOS static shift register utilizing low threshold-voltage processing and ion-implantation to achieve full TTL/DTL compatibility. Each of the two independent 128 bit sections has a built-in clock generator to generate three internal clock phases from a single-phase TTL-level external input. In addition, each section has input logic for loading or recirculating data within the register. (See Functional Diagram.) The positive-logic Boolean expression for this action is:


OUT (delayed 128 bits) = $(R_c) (D_{in}) + \overline{(R_c)} (R_{in})$

The Data, Recirculate Control, and Clock inputs are provided

with internal pull-up resistors to V_{ss} (+5V) for use when driving from TTL. These resistors can be disabled when driving from circuitry with larger output-voltage swings, such as DTL. Enabling of pull-up resistors is accomplished by connecting the appropriate terminal to V_{GG} ; disabling by connecting to V_{ss} . The Recirculate inputs are not provided with pull-up resistors since they are generally driven from MOS.

Shifting data into the register is accomplished while the Clock input is low. Output data appears following the positive-going Clock edge. Data in each register can be held indefinitely by maintaining the Clock input high.





OPERATING NOTES

Rc	R _{in}	D in	DATA ENTERED
1	Х	1	1
1	Х	0	0
0	1	X	1
0	0	X	0

"1" =
$$V_{ss} = +5V$$

"0" = V_{DD} = Grd

X = No Effect

Output Logic: See Description.

ABSOLUTE MAXIMUM RATINGS

Supply Voltage, V _{DD}						$V_{ss} = 10.0 \text{ V}$
Supply Voltage, V _{GG}						$V_{ss} = 20.0 \text{ V}$
Voltage at any Input or Output						$V_{ss} + 0.3 \text{ V to } \tilde{V}_{ss} = 10.0 \text{ V}$
Operating Free-air Temperature Range						0°C to +75°C
Storage Temperature Range						

RECOMMENDED OPERATING CONDITIONS $(0^{\circ}C \le T_A \le 75^{\circ}C)$

		PARAMETER	MIN	TYP	MAX	UNITS	COMMENTS
E	V _{ss}	Supply Voltage	4.75	5.0	5.25	V	$V_{DD} = 0 V$
POWER	٧ _{ee}	Supply Voltage(1)	—12.6	—12.0	11.4	V	
IIS	V _{IL}	Input Voltage, Logic 0(2)		0	V _{ss} —4	V	
INPUTS	V _{IH}	Input Voltage, Logic 1	V _{ss} —1	5.0	V _{ss}	V	·
	f	Clock Repetition Rate	DC		1	MHz	
	t _{øp}	Clock Pulse Width	0.35		10	μ S	
	t _{ød}	Clock Pulse Delay	0.4		-	μS	See
TIMING	t _{ør}	Clock Pulse Risetime	.010		0.2	μ s	Timing
E	t _{øf}	Clock Pulse Falltime	.010		0.2	μ s	Diagram
INPUT	t _{dld} '	Data Leadtime	50			ns	
=	t _{dlg}	Data Lagtime	200			ns	
	t _{rid}	Recirculate Control Leadtime	100			ns	
	t _{tig}	Recirculate Control Lagtime	300			ns	


ELECTRICAL CHARACTERISTICS

 $(V_{SS}=+5~\pm0.25V,V_{GG}=-12~\pm0.6V,V_{DD}=0V,T_{A}=0^{\circ}C$ to $+75^{\circ}C$, using test circuit shown, unless otherwise noted.)

		PARAMETER	MIN	TYP ³	MAX	UNITS	CONDITIONS
POWER	I _{SS}	Power Supply Current, V _{ss}		14	25	mA	$ m f_{\phi} = 1 \; MHz$ Inputs & Outputs open
2	Iee	Power Supply Current, V _{ee}		5	10	mA	
	Ci	Input Capacitance, any Input		3	10	pF	$V_I = V_{SS}$, $\tilde{f} = 1$ MHz $T_A = 25$ °C
INPUTS	I _{IL}	Input Current, Logic 0: Resistors Disabled ² Resistors Enabled ²	-0.3	-	40 1.6		$V_{I} = V_{SS} - 5V$ $V_{I} = +0.4V$
2	I _{IH}	Input Current, Logic 1, Any Input			40	μ A	$egin{aligned} VR_A,VR_B,VR_\phi &= V_SS \ V_I &= V_SS \end{aligned}$
	I _{IR(on)}	Input Current at Recirculate Inputs ²			 40	μ Α	$egin{aligned} VR_{A},VR_{B},VR_{\phi} &= V_{GG} \ V_{I} &= V_{SS} - 5V \end{aligned}$
OUTPUTS	V _{OL}	Output Voltage, Logic 0 (3)			0.4	V	$I_L = -1.6 \text{ mA}$
100 E10	V _{OH}	Output Voltage, Logic 1 (3)	$V_{ss}-1$			٧	$I_L = +100 \ \mu A$
	t _{DLH}	Output Delay, Low to High (3)			450	ns	See Timing
DYNAMIC CHAR.	t _{DHL}	Output Delay, High to Low (3)			450	ns	Diagram and
DYN	t _{vor}	Output Voltage Rise Time (3)		100	150	ns	Test
	t _{vof}	Output Voltage Fall Time (3)		100	150	ns	Circuit

NOTES:

Other supply voltages are permissible providing that supply and input voltages are adjusted to maintain the same potential relative to Vss, e.g., Vss = OV, Vob = -5 ± 0.25V, Vee = -17 ± 0.85V.
 MOS pull-up resistors to +5V are provided internally. These MOS resistors are enabled by connecting VRA, VRB and VRφ to Vee, and disabled by connecting VRA, VRB and VRφ to Vss. Pull-up resistors not provided at recirculate inputs.
 At TA = 25°C.





The timing diagram applies to either section of the dual shift register. The test conditions for these waveforms are illustrated below. A logic "1" is defined as +5 V and a logic "0" is defined as +5 V

As long as R_C is at a "1", R_{in} is disabled and D_{in} is enabled. The data that is present at D_{in} while the clock is at "0" is shifted in and will be stored as the clock goes to a "1". This data must have been present t_{did} time prior to the clock "1" edge. The data must also remain in that same state for t_{dig} time after that edge. These times are necessary to insure proper data storage in the first register-cell.

On the clock "1" edge, data is shifted through the register causing bit 127 to be shifted to position 128. This cell's output is buffered and appears at the output in the same logic polarity that appeared at the input 128 clocks prior. This data appears within t_{pd} time of the clock "1" edge.

 R_{in} may be hardwired to the data output. When R_C is at a "0", R_{in} is enabled and D_{in} is disabled. Therefore, the output data will appear at the input of the first cell. When R_{in} is tied to the data output, the output delay will insure t_{dig} and t_{did} times. R_C "0" time must lead the clock "1" edge by t_{rid} time and must lag that edge by t_{rig} time to insure proper data storage when recirculate storage is desired.





MK 1007P MK 1007N

MOSTEK

320 Bits (4x80) MOS Dynamic Shift Register

☐ Ion-implanted for full TTL/DTL compatibility ☐ Single-phase, TTL/DTL-compatible clock ☐ Internal pull-up resistors ☐ Clock frequency 10 kHz to 2.5 MHz

- ☐ Built-in recirculate logic for each register
- \square Power Supplies: +5V and -12V

APPLICATIONS:

FEATURES:

□ CRT display systems□ Buffer data storage□ Delay lines□ Digital filtering


DESCRIPTION


The MK 1007 P contains four separate 80-bit MOS dynamic shift registers on a single chip, using ion-implantation in conjunction with P-channel processing to achieve low threshold voltage and direct TTL/DTL compatibility. All logic inputs, including the single-phase Clock, can be driven directly from DTL or TTL logic. Pull-up resistors to +5V are provided for worst-case TTL inputs.

Each 80-bit register has independent inputs and outputs and a control input (RE) which allows external data to be shifted into the register (at logical 0) or data at the output to be recirculated into the register (at logical 1).

All four registers use a common (external) Clock input. With the Clock high (1), data is shifted into the registers. Following the negative-going edge of the Clock, data shifting is inhibited and output data appears. Output data is True, delayed 80 bits.

Since the MK 1007 P has zero lag-time requirements for data inputs, devices may be cascaded, i.e., the output of one device may be fed directly to the input of another device. All inputs are protected to prevent damage due to static charge accumulation.





OPERATING NOTES:

- Recirculate Enable (RE) = Logic 1 = output data recirculated.
- Output data (delayed 80 bits) maintains same logic state when RE = 1.
- 3. Recirculate Enable (RE) = Logic 0 = Data In (D_{in}) enabled.
- 4. Output data (delayed 80 bits) attains same logic state as $D_{\rm in}$ when RE = 0.
- Output data follows the clock negative edge.

ABSOLUTE MAXIMUM RATINGS

Supply Voltage V _{DD} .			•										$V_{ss} + 0.3 V to V_{ss} - 20 V$
Supply Voltage V _{GG}													$V_{ss} + 0.3 V$ to $V_{ss} - 20 V$
Voltage at any Input	or	0	utpu	ıt		•				•			$V_{ss} + 0.3 V \text{ to } V_{ss} - 20 V$
Operating Free-air Te	mp	er	atur	e R	ang	e.							0°C to 75°C
Storage Temperature	R	an	ae										55°C to +150°C

RECOMMENDED OPERATING CONDITIONS

 $(0^{\circ}C \leq T_A \leq 75^{\circ}C)$

		PARAMETER	MIN	TYP	MAX	UNITS	COMMENTS
8	V _{ss}	Supply Voltage	4.75	5.0	5.25	٧	$V_{DD} = 0 V$
POWER	N ^{ee}	Supply Voltage(1)	-12.6	-12.0	-11.4	V	
INPUTS	V _{IL}	Logic "0" Voltage, any input		0.0	0.8	٧	
Z	V _{IH}	Logic "1" Voltage, any input (2)	V _{ss} - 1.5	+5.0	V _{ss}	V	
	fφ	Clock Repetition Rate	.01		2.5	MHz	
	t_{ϕ_P}	Clock Pulse Width	.150		100	μS	NOTE: Total
9	t_{ϕ_d}	Clock Pulse Delay	.150		100	μS	permitted clock times will be
TIMING	t_{ϕ_r}	Clock Pulse Risetime	.010		5	μS	determined by
5	t_{ϕ_f}	Clock Pulse Falltime	.010		5	μS	clock frequency, f_{ϕ} .
INPUT	t _{dld}	Data Leadtime	150			ns	
	t _{dig}	Data Lagtime	0			ns	
	t _{rld}	Recirculate Control Leadtime	200			ns	
	t _{rig}	Recirculate Control Lagtime	50			ns	

ELECTRICAL CHARACTERISTICS

(Vss $=+5\pm0.25$ V, Vee $=-12\pm0.6$ V, V $_{\rm DD}=0$ V, T $_{\rm A}=0$ °C to +75°C, unless otherwise specified.)

	P	ARAMETER	MIN	TYP(3)	MAX	UNITS	CONDITIONS
POWER	I _{SS}	V _{ss} Power Supply Current ⁽⁴⁾⁽⁵⁾ V _{GG} Power Supply Current ⁽⁵⁾		22.0 9.0	40.0 16.0	mA mA	$f_{\phi}=$ 2.5 MHz; outputs open
S	C _{IN}	Capacitance at Data, RE, and Clock Inputs ⁽⁵⁾		3	6	pF	$V_I = V_{SS}$, f $\phi = 1$ MHz
INPUTS	I _{IL}	Logic "0" Current, any input(5)	0.6	1.1	1.6	mA	V _I =0.4 V
=	I _{I(Ik)}	Leakage Current, any input			1	μA	$V_1 = V_{SS} - 5.5V$; $V_{SS} = V_{DD} = V_{GG}$
	R _{IN}	Input Pullup Resistance(5)	3.0		8.4	kΩ	V₁=0.4 V
OUT. PUTS	V _{OL} V _{OH}	Logic "0" Output Voltage ⁽⁵⁾ Logic "1" Output Voltage ⁽⁵⁾	V _{ss} - 1		0.4	V V	$I_{L} = -1.6 \text{ mA}$ $I_{L} = +100 \ \mu\text{A}$
DYN. CHAR.	t _{DLH} t _{DHL}	Output Delay, Low to High Output Delay, High to Low		75 75	200 200	ns ns	See Timing Diagrams
POWER DIS.	$P_{D(1)} \\ P_{D(2)} \\ P_{D(3)}$			220 195 170		mW mW mW	$f_{\phi}=2.5 \text{ MHz}$ $f_{\phi}=1 \text{ MHz}$ $f_{\phi}=10 \text{ kHz}$


NOTES:


- (1) Other supply voltages are permissible providing that supply and input voltages are adjusted to maintain the same potential relative to V_{ss}, e.g.,V_{ss}=0 V, V_{bo}= -5V, V_{ee}= -17 V.
 (2) Pull-up resistances to +5V are provided internally.
 (3) Typical values at T_A=25°C, V_{ss}=+5.0 V, V_{bo}=-12.0 V.
 (4) I_{ss} will increase a maximum of 1.6 mA for each input at logic "0."
 (5) At: T_A=25°C.

TIMING

CONDITIONS:

- 1. All timing relationships apply to any of the four registers.
- 2. Logic 0 is defined as V_{DD} or ground; logic 1 as V_{SS} or +5V.






SHIFT: Fig. 1 illustrates shifting a logic 1 bit from the Data Input (D_{in}) through one of the 80-bit registers. RE (Recirculate Enable) at logic 0 enables D_{in} . RE must go to logic 0 for t_{rld} time (Recirculate Control Leadtime) prior to the Clock's negative edge, and must maintain that state at least until the Clock's negative edge (t_{dlg}) to insure proper data shifting. This data bit entered will appear 80 clock pulses later within Output Delay Time (t_p) of that Clock's negative edge.

RECIRCULATE: Fig. 2 illustrates recirculating a bit present at the output back through the register. RE must attain a logic 1 for $t_{\rm rld}$ time (Recirculate Control Leadtime) prior to the Clock's negative edge, and must maintain that state at least until the Clock's negative edge ($t_{\rm rlg}$) to insure proper data recirculation. The bit entered will appear 80 clocks later as shown.

APPLICATIONS




LINE REFRESH MEMORY FOR CRT DISPLAY

This application shows the MK 1007 P used as the Line Refresh Memory, driving MOSTEK's MK 2408 P TTL-compatible character generator. The MK 1007 P receives new data from the Page Memory (which may also consist of MK 1007 P's) on the tenth row of any character line, this being the third vertical space between rows of characters. The MK 1007 P recirculates the character-address data as these characters are scanned and displayed on a CRT screen.

The decade counter selects the appropriate rows from the character generator which outputs two

rows of the addressed character at one time (see MK 2408 P data sheet), and also controls the multiplexed output of the character generator so that only one row of the addressed characters is displayed on any CRT horizontal sweep.

One stage of the MK 1007 P may be used to shift a single data bit, which may be used to determine the end of the horizontal sweep. Another stage may be used as a cursor control and, as shown above, may blank the cursored character dots while surrounding dots are on, to give a reverse image of that particular character.



MK 2400 PSERIES

2560 BITS (256×10) MOS Read Only Memory

MOSTEK

FEATURES

- ☐ Ion-implanted for full TTL/DTL compatibility
- ☐ Chip enable permits wire-ORing
- ☐ Custom-programmed memory requires single mask modification
- \square 550 ns cycle time (0° \leq T_A \leq 75°C)
- ☐ Static output storage latches
- ☐ Optional 3-bit, chip-select decoder available
- ☐ 2560 bits of storage, organized as 256 10-bit words
- \square Operates from +5V and -12V supplies

APPLICATIONS

- □ Look-up table
- □ Code converter
- □ Stroke character generator
- □ Dot-matrix character generator

DESCRIPTION

The MK 2400 P Series TTL/ DTL-compatible MOS Read-Only Memories (ROM's) are designed for a wide range of general-purpose memory applications where large quantity bit storage is required. Each ROM provides 2560 bits of programmable storage, organized as 256 words of 10 bits each. Low threshold-voltage processing, utilizing ion implantation with P-channel enhancement-mode MOS technology, provides direct input/output interface with TTL and DTL logic.


Programming is accomplished during manufacture by modification of a single mask, according to customer specifications. The MK 2400 P Series is available in either 24-lead or 28-lead ceramic dual-in-line packages. On the 28-pin ROM, an optional Chip Select Decoder may also be programmed according to customer specifications to provide a 3-bit Chip Select Code.

Operation involves transferring addressed information from the memory matrix into the storage latches using the READ and READ inputs (see Timing). Information stored in the latches will remain despite address changes or chip disabling until the READ and READ inputs are again cycled. READ and READ input signals may be generated from separate timing circuits if desired, or either may be the inverse of the other.

The Chip Enable input forces the normally push-pull output buffer stages to an open-circuit condition when disabling the chip. If desired, new data can be stored in the storage latches while the chip is disabled. When the chip is reenabled, this data would be present at the outputs.

All inputs are protected against static charge accumulation. Pull-up resistors on all inputs are available as a programmable option.

For additional information regarding custom programming and coding sheets, contact your nearest Mostek representative.



OPERATING NOTES

CHIP ENABLE	READ	READ	OUTPUT
0	Х	Х	Α
1	0	1	В
1	1	0	С

"1" = V_{SS} (+5V); "0" = V_{DD} (0V)

X = No effect on output

A = Output open-circuited

B = Output retains data last stored in

latches

C = Output assumes state of addressed cells



Voltage on any terminal relative to Vss	+0.3V to $-10V$
Operating temperature range	$.0^{\circ}$ C to $+75^{\circ}$ C
Storage temperature range	55° C to $+150^{\circ}$ C

RECOMMENDED OPERATING CONDITIONS (0°C \leq T_A \leq 75°C)

		PARAMETER	MIN	TYP	MAX	UNITS	COMMENTS
POWER	V _{DD}	Supply voltage Supply voltage Supply voltage	+4.75 — -12.6	+5.0 0.0 -12.0	+5.25 — —11.4	> > >	See note 1
INPUTS	1	Input voltage, logic "0" Input voltage, logic "1"	Vss — 1.5	0 Vss	+0.8	V	Pull-up resistors (≈5K-) to Vss available as programmable option.
INPUT TIMING	$\begin{array}{c} t_{cyc} \\ t_{Id} \\ t_{Ig1} \\ t_{Ig2} \\ t_{rd} \\ t_{rd} \\ t_{r} \\ t_{f} \end{array}$	Address change cycle time Address to Read lead time Read lag time 1 Read lag time 2 Read pulse width Read pulse width Rise time, any input Fall time, any input	550 250 05 05 300 0.3		.05 .05 100 100	ns ns μs μs ns ns	See Timing Section

ELECTRICAL CHARACTERISTICS

(Vss = +5.0V $\pm 0.25V$, Veg = -12.0V $\pm 0.6V$, 0°C \leq T_A $\leq +75$ °C, unless noted otherwise. Pull-up resistors not programmed.)

		PARAMETER	MIN	TYP*	MAX	UNITS	CONDITIONS
POWER	1	Supply current (Vss) Supply current (V _{GG})		12 12	25 25	mA mA	Outputs unconnected See Note 2 and Note 3
INPUTS		Input capacitance Input leakage current		5	10 10	pF μA	$V_{in} = V_{SS}, f_{meas} = 1MHz$ $V_{in} = V_{SS} - 6V \qquad T_A = 25^{\circ}C$
OUTPUTS		Output voltage, logical "0" Output voltage, logical "1" Output leakage current	2.4 —10		0.4 + 10	V V μΑ	$\begin{array}{l} I_{\text{out}}\!=\!1.6\text{ mA (into output)} & \begin{array}{l} \text{See} \\ \text{note} \end{array} \\ I_{\text{out}}\!=\!0.4\text{ mA} & 3 \\ \text{(out of output)} & \text{Figure} \\ V_{\text{SS}}\!-\!6V \leq V_{\text{out}} \leq V_{\text{SS}} & \#1 \\ T_{\text{A}}\!=\!25^{\circ}\text{C} & \text{(outputs disabled)} \end{array}$
DYNAMIC CHARACTERISTICS	t _{ACC} t _{OD} t _{OEO} t _{CS} t _{CD}	Address-to-output access time Output delay time Output enable/disable time Chip Select to Output Delay Chip Deselect to Output Delay		125	600 350 300 600 600	ns ns ns ns	$t_{id} = 250 \text{ns}$ $t_{ig1} = 0$ $t_{ig2} = 0$ See timing Section See note 4 Section and Figure #1

^{*}Typical values apply at $V_{SS} = +5.0V$, $V_{GG} = -12.0V$, $T_A = 25$ °C

NOTES: 1. Supply voltages shown are for operation in a TTL/DTL system. Other supply voltages may be used if V_{DD} and V_{GG} maintain the same relationship to V_{SS} , e.g., $V_{SS} = 0V$, $V_{DD} = -5V$, $V_{GG} = -17V$. Input voltages would also need to be adjusted accordingly.


- 2. Max measurements at 0°C. (MOS supply currents increase as temperature decreases.) Iss will increase 1.6mA (max) for each input at logic 0 when pull-up resistors are programmed.
- 3. Unit operated at minimum specified cycle time.
- 4. The outputs become open circuited when disabled or deselected. As shown in Fig. 1, an output with a "1" expected out does not transition through the 1.5V point when enabled (selected) or disabled (deselected); this is true because the TTL equivalent load pulls the open-circuited output to approximately 2 volts.

TIMING

Notes:

- 1. All times are referenced to the 1.5V point relative to V_{DD} (ground) except rise and fall time measurements.
- 2. Chip enable = V_{SS} for all measurements except when measuring T_{OEO} .
- 3. Logic 0 is defined as V_{DD} or ground; logic 1 as V_{SS} or +5V.

INTERNAL FUNCTION OF READ/ READ SIGNALS




Set up time, t_{id}, allows the input address to propagate through the address decoder and memory matrix prior to READ logic 0 time. As indicated above, READ at a logic 0 internally disables the input address so that an external address change may occur without affecting the location previously selected. The latches are also readied to receive new data which is enabled from the matrix when READ is at a logic 1. Data is set in the latches when READ is allowed to rise back to its logic 1 state. In actual use, the READ rising and falling edges can precede the falling and rising edges of READ, respectively, as implied by the specification of negative read lag times. This allows a very flexible timing relation between the two pulses, in that either input can be the inversion of the other or both may be generated from separate timing circuits.

Output data appears following the rise of the READ pulse but correct output data will not appear until READ has gone low. For this reason, READ is shown preceding READ even though other relationships are allowed. If READ is made to precede READ, delay time, top, should be referenced to the fall of READ rather than as shown.


The chip is disabled by applying a logical 0 to the chip enable input, forcing the outputs to an open-circuit condition. The output data present at the time of disable will again be present upon re-enabling unless a new read cycle was initiated for a different address while the chip was disabled, in which case the new data would be present at the outputs.

The programmable 3-bit chip select timing would be the same as the address inputs.



NOTE: Wave forms are not to scale.


tco



OUTPUT

SELECT


APPLICATIONS



Application shows wire-Or'ing for expansion to a 512 X 10 memory. Further expansion is possible by 1 of N decoding to the Chip Enable input (or with the optional 3-bit decoder) while maintaining the time relationships shown. $t_{\rm cyc}$ should include the desired data-valid time. Interface devices may be TTL or DTL.


PIN CONNECTIONS

top view, 24 pin CDIP




PHYSICAL DESCRIPTION

(24 lead ceramic dual-in-line hermetic package)




PIN CONNECTIONS



PHYSICAL DESCRIPTION

(28 lead ceramic dual-in-line hermetic package)



MOSTEK ROM PUNCHED-CARD CODING FORMAT'

MK 2400 P

Cols.	Information Field		"Negative Logic"		
First C	ard	35-57	Verification Code ⁷		
1-30	Customer	60-74 Package Choice8			
31-50 60-72	Customer Part Number Mostek Part Number ²	Data Cards			
		1-3	Decimal Address		
Second Card		5	Output B9		
1-30	Engineer at Customer Site	6	Output B8		
31-50	Direct Phone Number for Engineer	7	Output B7		
		8	Output B6		
Third (Card	9	Output B5		
1-5	Mostek Part Number ²	10	Output B4		
10-16	Organization ³	11	Output B3		
29	A8⁴	12	Output B2		
30	A9⁴	13	Output B1		
31	A10⁴	14	Output B0		
32	Pull-up Resistor⁵	16	Octal Equivalent of: B99		
		17	Octal Equivalent of: B8, B7, B69		
Fourth Card		18	Octal Equivalent of: B5, B4, B39		
0-6	Data Format ⁴ — "MOSTEK"	19	Octal Equivalent of: B2, B1, B0°		
15-28	Logic — "Positive Logic" or				

Notes: 1. Positive or negative logic formats are accepted as noted in the fourth card.

- 2. Assigned by Mostek Marketing Department; may be left blank.
- 3. Punched as 0256x10.
- 4. A "0" indicates the chip is enabled by a logic 0, a "1" indicates it is enabled by a logic 1, and a "2" indicates a "Don't Care" condition.
- 5. A "1" indicates pull-ups; a "0" indicates no pull-ups.
- 6. "MOSTEK" format only is accepted on this part.
- 7. Punched as: (a) VERIFICATION HOLD i.e. customer verification of the data as reproduced by MOSTEK is required prior to production of the ROM. To accomplish this MOSTEK supplies a copy of its Customer Verification Data Sheet (CVDS) to the customer.
 - (b) VERIFICATION PROCESS—i.e. the customer will receive a CVDS but production will begin prior to receipt of customer verification.
 - (c) VERIFICATION NOT NEEDED i.e. the customer will not receive a CVDS and production will begin immediately.
- 8. "24 PIN", "28 PIN STANDARD", or "28 PIN OPTIONAL" (left justified to column 60).
- 9. The octal parity check is created by breaking up the output word into groups of three from right to left and creating a base 8 (octal) number in place of these groups. For example the output word 1010011110 would be separated into groups 1/010/011/110 and the resulting octal equivalent number is 1236.

MK 2408 P

2560 Bit

MOS Read-Only Memory Character Generator


MOSTEK


DESCRIPTION

The MK 2408 P is a pre-programmed member of the MK 2400 P Series. It is programmed as a dot-matrix character generator (64 characters) with ASCII encoded inputs and row (5-bit) outputs. The MK 2408 P outputs two rows at the same time. Row 1 is available at outputs B9 (left), B8, B7, B6, and B5 (right) while row 2 is available at outputs B4 (left), B3, B2, B1, and B0 (right). Row 3 is available at B9 through B5 while row 4 is available at B4 through B0. Row 5 and row 6 are available at B9 through B5 and B4 through B0. Row 5 and row 6 are available at B9 through B5 and B4 through B0. Row selection is determined by the address combination of bits A0 and A1.

The MK 2408 P meets and operates by the specifications outlined in the MK 2400 P Series data sheet (DS-24001270-2)


The example in Figure 1 demonstrates the correspondence of the device outputs and row select sequence to the 7 x 5 dot-matrix font. The complete character font patterns (truth table) are illustrated on the back. A logic 1 or a DOT represents an input or output voltage equal to V_{SS} (+5V) and a logic 0 or a blank represents a voltage equal to V_{DD} (OV). The eighth row outputs (B4 through B0 when inputs A1 and A0 equal logic 1) are not illustrated since in each case they are equal to all 0's.






CODING & CHARACTER FONTS

MK2408P





MK 2500 P MK 2600 P

MOSTEK

MOS Read-Only Memory

FEATURES

- \square High-speed, static operation 400 nsec. typical access time
- ☐ Active input pull-ups provide worst-case TTL compatibility
- ☐ Push-pull outputs provide three output states: one, zero, and open
- ☐ Ion-implantation for constant current loads and lower power
- $^\square$ Standard power supplies: +5V, -12V
- ☐ MK 2500 P is pin-for-pin replacement for National 5232
- ☐ MK 2600 P is pin-for-pin replacement for Fairchild 3514



The MK 2500 P and MK 2600 P series of TTL/DTL compatible MOS read-only memories (ROMs) are designed to store 4096 bits of information by programming one mask pattern. The word and bit organization of these ROM series is either 512W X 8B or 1024W X 4B.


The MK 2500/2600 P series has push-pull outputs that can be in one of three states: logic one, logic zero, or open or unselected state. This, plus the programmable Chip Selects, enables the use of sev-

eral ROMS in parallel with no external components. Since the ROM is a static device, no clocks are required, making the MK 2500/2600 P series of ROMS very versatile and easy to use.


Low threshold-voltage processing, utilizing ion-implantation, is used with P-channel, enhancement-mode MOS technology to provide direct input/output interfacing with TTL and DTL logic families. All inputs are protected to prevent damage from static charge accumulation.


PIN CONNECTIONS






MK 2600 P







ABSOLUTE MAXIMUM RATINGSVoltage on Any Terminal Relative to V_{SS} (except V_{GG}) +0.3V to -10V
Voltage on V_{GG} Terminal Relative to V_{SS} +0.3V to -20V
Operating Temperature Range (Ambient) 0°C to +70°C Storage Temperature Range (Ambient) -55°C to +150°C

RECOMMENDED OPERATING CONDITIONS

 $(0^{\circ}C \leq T_A \leq 70^{\circ}C)$

	PARAMETER	MIN	TYP	MAX	UNITS	NOTES
V _{ss}	Supply Voltage	+4.75	+5.0	+5.25	V	
V _{DD}	Supply Voltage		0.0	· · · · · · · · · · · · · · · · · · ·	V	Note 1
V _{GG}	Supply Voltage	-11.4	-12.0	-12.6	V	
V _{IL}	Input Voltage, Logic "0"			+0.8	٧	
V _{IH}	Input Voltage, Logic "1"	V _{ss} -1.5			V , , .	Note 2
V _{IH}	Input Voltage, Logic "1"	2.4			V	Note 3

ELECTRICAL CHARACTERISTICS

(V_{SS} =+5.0V \pm 5%; V_{DD} = 0 V; V_{GG} =-12V \pm 5%; 0°C \leq T_A \leq 70°C anless noted otherwise)

	PARAMETER	MIN	TYP	MAX	UNITS	NOTES
I _{ss}	Supply Current, V _{ss}		19.0	28.0	mA	Note 4
I _{GG}	Supply Current, V _{GG}		19.0	28.0	mA	Note 4
l _{I(L)}	Input Leakage Current, Any Input			10.0	μΑ	$V_{I} = V_{SS}$ -6.0V. Note 2
I _{IL} I _{IH}	Input Current, Logic 0, Any Input Input Current, Logic 1, Any Input			-100.0 -600.0	μ Α μ Α	V ₁ =.4V. Note 3 V ₁ =2.4V. Note 3
V _{OL}	Output Voltage, Logic "0"			0.4	V	I _{OL} =1.6mA
V _{OH}	Output Voltage, Logic "1"	2.4		-	· v	I _{OH} =-40μA
I _{O(L)}	Output Leakage Current			+10	μΑ	Outputs disabled (V _o =V _{ss} -6V)
C _{IN}	Input Capacitance			10	pF	Note 5
Co	Output Capacitance			10	pF	Note 5
t _{ACCESS}	Address to Output Access Time	100	400	700	nsec	Refer to
t _{cs}	Chip Select to Output Delay	100	250	500	nsec	Test
t _{CD}	Chip Deselect to Output Delay	100	250	800	nsec	Note 6 Circuit

Notes: 1. This is V_{LL} on MK 2500 P.

- 2. This parameter is for inputs without active pull-ups (programmable).
- 3. This parameter is for inputs with active pull-ups (programmable) for TTL interfaces. As the TTL driver goes to a logic 1 it must only provide 2.4V (this voltage must not be clamped) and the circuit pulls the input to Vss. Refer to the Input pull-up figure for a graphical description of the active pull-up's operation.
- 4. Inputs at V_{SS} , outputs unloaded.
- 5. $V_{Bias} V_{SS} = OV$; $f = 1 MH_z$.
- 6. t_{CD} is primarily dependent on the RC time constant of the load (i.e. the outputs become open circuited upon being disabled). As noted in the Timing Diagram, disabling or enabling an output with a "1" expected out does not yield a transition through the 1.5V point; this is true because the TTL equivalent load pulls the open-circuited output to approximately 2 volts.

PROGRAMMING OPTIONS

MK 2500 P

OPTIONS

Function	512 X 8	1024 X 4
Mode Control	1	0
Chip Select 1	1 or 0	1 or 0
Chip Select 2	1 or 0	1 or 0
Chip Select 3/A10	1 or 0	address A10

1 = Most Positive = High Level Voltage

Pin 1 in the MK 2500 P is used as a Mode Control, setting the circuit in the 1024x4 or 512x8 mode. In the 1024x4 mode a tenth address bit is required, which is provided at Pin 4. If the circuit is in the 512x8 mode, then Pin 4 may be used for a third chip select.

Additional Options: The MK 2500 P can have the address and control inputs set by the user so that:

512x8: Mode Control - High

A10 — Low

1024x4: Mode Control — Low

A10 aid as an address See Note 9, following page

MK 2600 P


OPTIONS

Function	512 X 8	1024 X 4
Chip Select 0/A10	1 or 0	A10
Chip Select 1	1 or 0	1 or 0
Chip Select 2	1 or 0	1 or 0
Chip Select 3	1 or 0	1 or 0

1 = Most Positive = High Level Voltage

The MK 2600 P is programmed either as a 512x8 array or a 1024x4 array. In the 1024x4 arrays, Pin 22 provides the tenth address bit. When A10 is low the four bits are present at the even outputs (B2, B4, B6, and B8); when A10 is high, the bits are at the odd outputs (B1, B3, B5, and B7).

In 512x8 arrays, Pin 22 may be used to provide a fourth chip select. Thus, with four programmable chip selects, sixteen MK 2600 P ROMS in the 512x8 configuration can be arranged in an 8192x8 array requiring no external decoding.



MOSTEK ROM PUNCHED-CARD CODING FORMAT'

			MK 2600 P First Card			
Cols.	Information Field	Cols.	Information Field			
1-30	Customer	1-30	Customer			
31-50	Customer Part Number	31-50	Customer Part Number			
60-72	Mostek Part Number ²	60-72	Mostek Part Number ²			
Second	l Card	Secon	d Card			
1-30	Engineer at Customer Site	1-30	Engineer at Customer Site			
31-50	Direct Phone Number for Engineer	31-50	Direct Phone Number for Engineer			
Third C	Card	Third (Card			
1-5	Mostek Part Number ²	1-5	Mostek Part Number ²			
10-16	Organization ³	10-16	Organization ³			
29	CS3 ¹⁰	29	CS3⁴			
30	CS2 ⁴	30	CS2 ⁴			
31	CS1⁴	31	CS1 ⁴			
32	Active Pull-ups ⁵	32	CS0 ¹⁰			
		33	Active Pull-ups ⁵			
Fourth	Card	Fourth	Card			
1-9	Data Format ⁶	1-9	Data Format ⁶			
15-28	Logic — "Positive Logic" or	15-28	Logic — "Positive Logic" or			
	"Negative Logic"		"Negative Logic"			
3 5-57	Verification Code ⁷	35-57	Verification Code ⁷			
60-67	"A10 EVEN" or "A10 ODD"					
	(left justified) ⁹					
Data C	ards/512x08 Organization	Data C	Cards/512x08 Organization			
1-4	Decimal Address	1-4	Decimal Address			
6-13	Output B8- B1 (MSB thru LSB)	6-13	Output B8- B1 (MSB thru LSB)			
15-17	Octal Equivalent of output data ⁸	15-17	Octal Equivalent of output data8			
Data C	ards/1024x04 Organization	Data (Cards/1024x04 Organization			
1-4	Decimal Address (0-1022),	1-4	Decimal Address (0-1022), even addresses			
	even addresses	6-9	Output (MSB-LSB)			
6-9	Output (MSB-LSB)	11-12	Octal Equivalent of output datas			
11-12	Octal Equivalent of output data8	50-53	Decimal Address (1-1023), odd addresses			
50-53	Decimal Address (1-1023),	55-58	Output (MSB-LSB)			
	odd addresses	60-61	Octal Equivalent of output data®			
55-58	Output (MSB-LSB)					
60-61	Octal Equivalent of output data ⁸					

- Notes: 1. Positive or negative logic formats are accepted as noted in the fourtn card.
 - 2. Assigned by Mostek Marketing Department; may be left blank.
 - 3. Punched as "0512x08" or "1024x04".
 - 4. A "0" indicates the chip is enabled by a logic 0, a "1" indicates it is enabled by a logic 1, and a "2" indicates a "Don't Care" condition.
 - 5. A "1" indicates active pull-ups; a "0" indicates no pull-ups.
 - 6. MOSTEK, Fairchild, or National Punched-Card Coding Format may be used. Specify which punched card format used by punching either "MOSTEK", "Fairchild", or "National". Start name at column one.
 - 7. Punched as: (a) VERIFICATION HOLD i.e. customer verification of the data as reproduced by MOSTEK is required prior to production of the ROM. To accomplish this MOSTEK supplies a copy of its Customer Verification Data Sheet (CVDS) to the customer.
 - (b) VERIFICATION PROCESS i.e. the customer will receive a CVDS but production will begin
 - prior to receipt of customer verification.

 VERIFICATION NOT NEEDED i.e. the customer will not receive a CVDS and production will begin immediately.
 - 8. The octal parity check is created by breaking up the output word into groups of three from right to left and creating a base 8 (octal) number in place of these groups. For example the output word 10011110 would be separated into groups 10/011/110 and the resulting octal equivalent number is 236.
 - 9. "A10 EVEN" and "A10 ODD" applies to the 1024 x 4 mode. "A10 EVEN" means the even outputs are enabled when A10 is high. "A10 ODD" means the odd outputs are enabled when A10 is high.
 - 10. Punched as "2" for 1024 x 4 organization.

ASCII-TO-EBCDIC CODE CONVERTER EBCDIC-TO-ASCII CODE CONVERTER

A₁ = LSB B₁ = LSB A₉ = MSB B₈ = MSB

MK 2503 P

Function	512 X 8
Mode Control	1
Chip Select 1	0
Chip Select 2	0
Chip Select 3/A10	0

MK 2601 P

Function	512 X 8
Chip Select 0/A10	0
Chip Select 1	0
Chip Select 2	0
Chip Select 3	0

ASCII (ADDRESS) TO EBCDIC (DATA)

```
128 00100000 129 00100001
 0 00000000
                1 00000001
                              2 00000010
                                             3 00000011
                                                                                       130 00100010 131 00100011
                              6 00101110
                                              00101111
                                                          132 00100100
 4 00110111
                5
                 00101101
                                             7
                                                                        133 00010101
                                                                                       134 00000110
                                                                                                     135 00010111
 8 00010110
                             10 00100101
                                               00001011
                  00000101
                                                          136 00101000
                                                                        137 00101001
                a
                                            11
                                                                                       138 00101010
                                                                                                     139 00101011
                             14 00001110
 12 00001100
               13 00001101
                                            15 00001111
                                                          140 00101100
                                                                        141 00001001
                                                                                       142 00001010
                                                                                                     143 00011011
   00010000
                                00010010
                 00010001
                             18
                                               00010011
                                                          144 00110000
                                                                        145 00110001
               17
                                            19
                                                                                       146 00011010
                                                                                                     147 00110011
 20 00111100
                                00110010
                                            23 00100110
               21 00111101
                                                          148 00110100
                                                                        149 00110101
                             22
                                                                                       150 00110110
                                                                                                     151
                                                                                                         00001000
 24 00011000
               25 00011001
                             26 00111111
                                            27 00100111
                                                          152 00111000
                                                                        153 00111001
                                                                                       154 00111010
                                                                                                     155 00111011
 28 00011100
               29 00011101
                             30 00011110
                                            31 00011111
                                                          156 00000100
                                                                        157 00010100
                                                                                       158 00111110
                                                                                                     159
                                                                                                         11100001
 32 01000000
               33 01001111
                             34 01111111
                                            35 01111011
                                                          160 01000001
                                                                        161 01000010
                                                                                       162 01000011
                                                                                                     163 01000100
 36 01011011
               37 01101100
                             38
                                01010000
                                            39 01111101
                                                          164 01000101
                                                                        165 01000110
                                                                                       166 01000111
                                                                                                     167 01001000
    01001101
               41 01011101
                             42 01011100
                                            43 01001110
                                                          168 01001001
                                                                        169 01010001
                                                                                       170 01010010
                                                                                                     171 01010011
 44 01101011
               45 01100000
                             46 01001011
                                            47 01100001
                                                          172 01010100
                                                                        173 01010101
                                                                                       174 01010110
                                                                                                     175 01010111
    11110000
               49 11110001
                             50 11110010
                                            51 11110011
                                                          176 01011000
                                                                        177 01011001
                                                                                       178 01100010
                                                                                                     179 01100011
    11110100
               53 11110101
                                11110110
                             54
                                            55 11110111
                                                          180 01100100
                                                                        181 01100101
                                                                                       182 01100110
                                                                                                     183 01100111
    11111000
               57
                  11111001
                             58 01111010
                                            59 01011110
                                                          184 01101000
                                                                        185 01101001
                                                                                       186 01110000
                                                                                                     187 01110001
    01001100
               61 01111110
                             62 01101110
                                            63 01101111
                                                          188 01110010
                                                                        189 01110011
                                                                                       190 01110100
                                                                                                     191 01110101
    01111100
               65 11000001
                             66
                                11000010
                                            67 11000011
                                                          192 01110110
                                                                        193 01110111
                                                                                       194 01111000
                                                                                                     195
                                                                                                         10000000
    11000100
               69
                  11000101
                              70
                                 11000110
                                            71 11000111
                                                              10001010
                                                          196
                                                                        197
                                                                             10001011
                                                                                       198
                                                                                           10001100
                                                                                                     199 10001101
 72
    11001000
               73 11001001
                             74
                                11010001
                                              11010010
                                                              10001110
                                            75
                                                          200
                                                                        201
                                                                             10001111
                                                                                       202
                                                                                           10010000
                                                                                                     203 10011010
    11010011
                  11010100
                             78
                                11010101
                                            79
                                               11010110
                                                          204 10011011
                                                                             10011100
                                                                        205
                                                                                       206
                                                                                           10011101
                                                                                                     207 10011110
 80 11010111
               81 11011000
                                11011001
                             82
                                            83 11100010
                                                          208 10011111
                                                                             10100000
                                                                        209
                                                                                       210
                                                                                           10101010
                                                                                                     211 10101011
 84
    11100011
               85
                  11100100
                                 11100101
                                               11100110
                             86
                                                              10101100
                                            87
                                                                             10101101
                                                          212
                                                                        213
                                                                                       214 10101110
                                                                                                    215 10101111
 88
    11100111
               89
                  11101000
                             90
                                 11101001
                                            91
                                               01001010
                                                              10110000
                                                          216
                                                                        217
                                                                             10110001
                                                                                       218 10110010
                                                                                                     219
                                                                                                         10110011
92
    11100000
               93
                  01011010
                                01011111
                                            95 01101101
                                                          220 10110100
                                                                        221 10110101
                                                                                       222 10110110
                                                                                                     223 10110111
96 01111001
               97
                  10000001
                             98
                                 10000010
                                            99
                                               10000011
                                                              10111000
                                                          224
                                                                        225
                                                                            10111001
                                                                                       226
                                                                                          10111010
                                                                                                     227 10111011
100
    10000100
              101
                  10000101
                             102
                                 10000110
                                               10000111
                                           103
                                                          228 10111100
                                                                        229
                                                                             10111101
                                                                                       230 10111110
                                                                                                     231 10111111
104
    10001000
              105
                  10001001
                             106
                                 10010001
                                               10010010
                                                              11001010
                                           107
                                                          232
                                                                        233
                                                                             11001011
                                                                                       234
                                                                                           11001100
                                                                                                     235 11001101
108
    10010011
              109
                  10010100
                             110
                                 10010101
                                           111
                                               10010110
                                                          236
                                                              11001110
                                                                             11001111
                                                                        237
                                                                                       238 11011010
                                                                                                     239 11011011
              113
112
    10010111
                  10011000
                             114
                                 10011001
                                               10100010
                                                              11011100
                                                                        241
                                                                             11011101
                                                                                                     243 11011111
                                                                                       242
                                                                                           11011110
116
    10100011
              117
                  10100100
                            118
                                 10100101
                                               10100110
                                                          244
                                                              11101010
                                                                        245
                                                                            11101011
                                                                                       246
                                                                                          11101100
                                                                                                     247 11101101
120 10100111
              121
                  10101000
                                                                        249
                            122
                                10101001
                                               11000000
                                                          248 11101110
                                                                            11101111
                                                                                       250
                                                                                          11111010
                                                                                                     251 11111011
124 01101010
              125 11010000
                            126
                                10100001
                                           127 00000111
                                                          252 11111100
                                                                        253 11111101
                                                                                      254 11111110
                                                                                                    255 11111111
```

EBCDIC (ADDRESS) TO ASCII (DATA)

259 00000011 384 11000011 385 01100001 386 01100010 387 01100011 00000010 256 000000000 257 00000001 258 388 01100100 389 01100101 390 01100110 00001001 10000110 263 01111111 391 01100111 260 10011100 262 261 394 11000100 10001110 267 00001011 392 01101000 393 01101001 395 11000101 264 10010111 265 10001101 266 11000111 398 11001000 00001110 00001111 396 11000110 397 399 11001001 00001101 270 271 268 00001100 269 403 01101100 400 11001010 401 01101010 402 01101011 00010001 274 00010010 275 00010011 272 00010000 273 406 01101101 405 01101110 01101111 407 01110000 277 10000101 278 00001000 10000111 404 276 10011101 11001011 00011001 10010010 283 10001111 408 01110001 409 01110010 410 411 11001100 00011000 281 280 284 00011100 285 00011101 286 00011110 287 00011111 412 11001101 413 11001110 414 11001111 415 11010000 10000010 291 10000011 416 11010001 417 01111110 418 01110011 419 01110100 288 10000000 289 10000001 290 423 01111000 10000100 293 00001010 294 00010111 295 00011011 420 01110101 421 01110110 422 01110111 292 11010010 10001001 10001010 299 10001011 424 01111001 425 01111010 426 427 11010011 10001000 297 298 296 00000101 302 00000110 303 00000111 428 11010100 429 11010101 430 11010110 431 11010111 300 10001100 301 10010000 305 10010001 306 00010110 307 10010011 432 11011000 433 11011001 434 11011010 435 11011011 10010100 309 10010101 310 10010110 311 00000100 436 11011100 437 11011101 438 11011110 439 11011111 308 10011000 313 10011001 314 10011010 315 10011011 440 11100000 441 11100001 442 11100010 443 11100011 316 00010100 317 00010101 318 10011110 319 00011010 444 11100100 445 11100101 446 11100110 447 11100111 320 00100000 321 10100000 322 10100001 323 10100010 448 01111011 449 01000001 450 01000010 451 01000011 10100011 325 10100100 326 10100101 327 10100110 452 01000100 453 01000101 454 01000110 455 01000111 324 10101000 330 01011011 331 00101110 456 01001000 457 01001001 458 328 10100111 329 11101000 459 11101001 332 00111100 333 00101000 334 00101011 335 00100001 460 11101010 461 11101011 462 11101100 463 11101101 10101001 10101010 10101011 464 01111101 465 01001010 466 01001011 336 00100110 338 339 337 467 01001100 10101100 10101101 10101110 343 10101111 468 01001101 469 01001110 470 01001111 340 341 342 471 01010000 10110000 00100100 472 01010001 473 01010010 474 345 10110001 346 01011101 347 11101110 344 475 11101111 348 00101010 478 349 00101001 350 00111011 351 01011110 11110000 477 11110001 476 11110010 479 11110011 10110011 480 01011100 481 10011111 482 01010011 352 00101101 353 00101111 354 10110010 355 483 01010100 485 01010110 484 01010101 01010111 356 10110100 357 10110101 358 10110110 359 10110111 486 487 01011000 360 10111000 361 10111001 362 01111100 363 00101100 488 01011001 489 01011010 490 11110100 491 11110101 364 00100101 366 00111110 367 00111111 492 11110110 493 11110111 494 11111000 495 11111001 365 01011111 10111101 496 00110000 497 00110001 498 00110010 499 00110011 10111010 370 10111100 368 369 10111011 371 500 00110100 501 00110101 502 503 00110111 375 11000001 00110110 372 10111110 373 10111111 374 11000000 379 00100011 504 00111000 505 00111001 506 11111010 378 00111010 507 376 11000010 377 01100000 11111011 11111110 383 00100010 508 11111100 509 11111101 510 511 11111111 380 01000000 382 00111101 381 00100111

MK 28000N MK 28000 P

MOS Read-Only Memory

FEATURES:

- ☐ 600 ns Maximum Access Time
- □ Low Power Dissipation
 Active 0.02 mW/bit Typ.
 Inactive .007 mW/bit Typ.
- ☐ EA 4900 and EA 4800 Pin-for-pin Replacement
- ☐ 2K x 8 or 4K x 4 organization with Open Drain Outputs
- ☐ Standard Supplies +5 volts, 12 volts
- ☐ Ion-Implanted for Full TTL/DTL Compatibility




The MK 28000 is a mask programmable read only memory utilizing low-threshold lon-Implant, P-Channel technology. The MK 28000 is a pin-for-pin replacement for the EA 4900. The MK 28000 may be organized as either a 2K \times 8 or 4K \times 4 memory.


The MK 28000 open drain outputs are divided into two groups with one Output Enable line controlling each group of outputs. This feature allows the MK 28000 to be either a 2K x 8 or a 4K x 4 memory without any internal mask changes. For a 2K x 8 organization, the Output Enables (OE₁, OE₂) are tied together. For a 4K x 4 organization, the four outputs associated with OE ₁ are wire-ORed to the four outputs associated with OE₂. OE ₁ and OE ₂ are inverted with respect to each other and used as the twelfth address input in the 4K x 4 organization.

The internal circuitry of the MK 28000 is dynamic. This features means low standby power consumption when the ROM is not being addressed.

All inputs are protected against static charge accumulation. Pullup resistors on all inputs are available as a programmable option.

With no address lead time required, system design is simplified; address and \overline{AR} may appear simultaneously.






ABSOLUTE MAXIMUM RATINGS

Voltage on any terminal relative to V_{SS}	+0.3V to −20V
Operating temperature range (Ambient)	0°C to 70°C
Storage temperature range (Ambient)	–55°C to 150°C

	PARAMETER	MIN	TYP	MAX	COMMENTS
V _{SS}	Supply Voltage	+4.75V	+5V	+5.25V	
	TTL Reference	_	0	_	
V_{GG}	Supply Voltage	-12.6V	-12V	-11.4V	
V _{IL}	Input Voltage, Logic "0"	V_{GG}		+.8V	
V _{IH}	Input Voltage, Logic "1"	V _{SS} – 1.5V		V _{SS}	Pullup resistors toV _{ss} (≈5K) available as an option

ELECTRICAL CHARACTERISTICS (V
$$_{SS}$$
 = +5.0V ±5%; V $_{DD}$ = 0V; V $_{GG}$ = -12V ±5%; 0° C \leqslant T $_{A}$ \leqslant 70° C)


	PARAMETER	MIN	TYP	MAX	COMMENTS
I _{SS}	Supply Current		20 mA	30 mA	See Note 1
I _{GG}	Supply Current		_20 mA	_30 mA	Inputs at V _{SS}
I _{GG}	Supply Current (Standby)		7 mA	12 mA	See Note 1
CIN	Input Capacitance (Address & OE's)		8 pF	10 pF	See Note 2
C _{IN}	Input Capacitance (AR)		12 pF	15 pF	See Note 2
LIN	Input Leakage			10 µA	See Note 3
R _{IN}	Input Pullup Resistors	3 Κ Ω		11 K Ω	Optional
V _{OH}	Output Voltage, Logic "1"	2.4V			See Note 4
IOL	Output Leakage Current	–10 μA		+10μA	$V_0 = V_{SS} - 6V$, $T_A = 25^{\circ}C$ (outputs disabled)



	PARAMETER	MIN	TYP	MAX	COMMENTS
t _{PW}	AR Precharge Time	400 ns		8	
t _C	Cycle Time	1 μs + t _R + t _F			t _{ACC} +t _{PW} +t _R +t _F
t _{ACC}	Access Time			600 ns	See note 4
t _{LD}	Address Lead Time	0			
t _{HD}	Address Hold Time	250 ns			
t _R	AR Rise Time			100 ns	
t _F	AR Fall Time			100 ns	
t _{HOLD}	Data Output Valid Time	100 μs			See note 5
t _{CD}	Output Disable Time			300 ns	See note 4
t _{OR}	Output Reset Time	75 ns		400 ns	See note 4

NOTES:

- 1. Outputs disconnected with no internal pullup resistors.
- 2. $V_{BIAS} V_{SS} = 0V$; f = 1 MHz
- 3. This parameter is for inputs without pullups (optional)
- 4. With test circuit shown below
- 5. or, until the next precharge + t_{OR}



MOSTEK 28000 ROM Punched Card Coding Format 1

First Card

Third Card

1-5

33

Cols Information Field

1-30 Customer

Customer Part Number 31-50

60-72

MOSTEK Part Number²

Fourth Card

Second Card

Data Format³ 1-9

Logic - ("Positive Logic" or "Negative Logic") 15-28

MOSTEK Part Number²

Input Pullups (1=yes, 0=no)

35-57 Verification Code⁴

1-30 Engineer at Customer Site 31-50 Direct Phone Number for Engineer

Data Cards

MOSTEK Format

or


EA Format


1-4 Decimal Address

6-13 Output 08-01 (MSB Thru LSB)

15-17 Octal Equivalent of Output Data

- NOTES: 1. Positive or negative logic formats are accepted as noted in the fourth card.
 - 2. Assigned by MOSTEK; may be left blank.
 - 3. MOSTEK or Electronic Arrays Punched card coding format may be used. Specify which card format used by punching either "MOSTEK" or "EA". Start at column one.
 - 4. Punches as:
 - VERIFICATION HOLD i.e. customer verification of (a) the data as reproduced by MOSTEK is required prior to production of the ROM. To accomplish this MOSTEK supplies a copy of its Customer Verification Data Sheet (c) (CVDS) to the customer.
- VERIFICATION PROCESS i.e. the customer will receive a CVDS but production will begin prior to receipt of customer verification
- VERIFICATION NOT NEEDED i.e. the customer will not receive a CVDS and production will begin immediately.





MK 4006 P-6 MK 4008 P-6

MOSTEK

MOS Random Access Memory

FEATURES:

□ TTL/DTL compatible inputs

□ No clocks required

☐ Access time:

MK 4006 P-6 under 400 ns MK 4008 P-6 under 500 ns

☐ Standby power: under 50 mW

☐ 16-pin standard CDIP

 \square Supply voltage: +5V and -12V



This is a family of MOS dynamic 1024x1 random-access memories having identical functional characteristics, differing only in speed. Access time in the MK 4006 P-6 is less than 400 ns; in the MK 4008 P-6 less than 500.

Full address decoding is provided internally. Information is read out non-destructively (NDRO) and has the same polarity as the input data.


TTL/DTL compatibility at all inputs allows economical use in small systems by eliminating the need for special interface circuitry. Large main-memory applications also benefit from the low drive-voltage swings as well as the packing density afforded by the standard 16-pin dual-in-line packaging and low standby power.


The internal memory element of this RAM is a capacitance, and refreshing must be periodically initiated (see TIMING). However, all internal decoding and sensing is static, so that precharging or clocking normally associated with dynamic memories is not required. From the user's viewpoint, memory control and addressing are essentially those of a static device.


Noise suppression measures normally employed in DTL or TTL systems are sufficient. High voltage input swings and high peak-current line drivers are unnecessary for driving memory inputs, and the memory itself does not exhibit large supply current transients.

Data output is single-ended to minimize propagation delay. Output current is sourced from $V_{ss}\ (+5V)$, and easily sensed using readily available components. A logic 1 at the output terminal appears as a 5,000 Ohm resistor (MK 4006) to +5V; a logic 0 as an open circuit.

The performance of this RAM is made possible by Mostek's ion-implantation process. In addition to offering low threshold voltages for TTL/DTL compatibility and utilizing conventional P-channel processing, ion-implantation allows both enhancement (normally OFF) and depletion (normally ON) MOS transistors to be fabricated on the same chip. By replacing conventional MOS load resistors with constant-current depletion transistors, operational speeds and functional density are increased.







ABSOLUTE MAXIMUM RATINGS

Voltage on any pin relative to V _{ss}	+0.3 to -20 V
Operating Temperature	0° C to $+70^{\circ}$ C
Storage Temperature Range55°	°C to +150°C

RECOMMENDED DC OPERATING CONDITIONS

(0° C \leq T_A \leq 70°C)

	PARAMETER	MK 4006P-6 MIN MAX	MK 4008P-6 MIN MAX	UNITS	NOTES
V _{ss}	Supply Voltage	+4.75	+5.25	V	
V _{DD}	Supply Voltage	-11.4	-12.6	V	
V _{IL}	Input Voltage, Logic 0		+0.8	٧	
V _{IH}	Input Voltage, Logic 1	$V_{ss}-1$	V_{ss}	V	
V _{SB}	Standby Supply Voltage (Fig. 4)	V _{ss} -4	V _{ss} -6	V	Note 1

RECOMMENDED AC OPERATING CONDITIONS(2)

 $(0^{\circ} C \leq T_{A} \leq 70^{\circ}C)$

			MK 4006P-6		MK 4008P-6		
	PARAMETER	MIN	MAX	MIN	MAX	UNITS	NOTES
t_{RC}	Read Cycle Time (Fig. 1)	400		500		ns	
t _{wc}	Write Cycle Time (Fig. 2)	650		900		ns ns	t _{wP} =250 ns t _{wP} =400 ns
t _{wp}	Write Pulse Width (Fig. 2)	250		400		ns ns	t _{AW} =400 ns t _{AW} =500 ns
t _{AW}	Address-to-Write Delay (Fig. 2)	400		500		ns ns	t _{wP} =250 ns t _{wP} =400 ns
t _{DLD}	Data-to-Write Lead Time (Fig. 2)	300		400		ns ns	$t_{\text{WP}}{=}250 \text{ ns}$ $t_{\text{WP}}{=}400 \text{ ns}$
t _{RDLY}	Refresh Time (Fig. 3)		2		2	ms	See Note 3
t _{CDPD}	Chip-Disable-to-Power-Down Delay (Fig. 4)	200		200		ns	See Note 1 See Note 4

DC ELECTRICAL CHARACTERISTICS (V_{SS} = +5V \pm 5%; V_{DD} = -12V \pm 5%; 0°C \leq T_A \leq 70°C unless otherwise noted)

	PARAMETER	MK 40	006P-6 MAX	MK 40 MIN	008P-6 MAX	UNITS	NOTES	
I _{ss} , I _{DD}	Supply Current: At T _A =0°C		32		32	mA	Output	
	At T _A =70°C		27		27	mA	Open	
P _{SDBY}	Power Dissipation, Standby		50		50	mW	$V_{ss}-V_{DD}=5V$; Note 1	
1 _{IH}	Input Current, Logic 1. Any Input	-5	+5	-5	+5	μA	$V_1 = V_{SS} - 1V$	
I _{IL}	Input Current, Logic 0, Any Input	-5	+5	-5	+5	μA	$\overline{V_i=0.8V}$	
I _{OH}	Output Current, Logic 1	1.0		0.8		mA	Note 5	
l _{OL}	Output Current, Logic 0		5		5	μA	Note 5	

AC ELECTRICAL CHARACTERISTICS

 $(V_{SS}=+5V~\pm~5\%;~V_{DD}=-12V~\pm~5\%;~0^{\circ}C~\leq T_{A}~\leq~70^{\circ}C$ unless otherwise noted)

	PARAMETER MK 4		006P-6 MAX	MK 40 MIN	08P-6 MAX	UNITS	NOTES
t _{ACCESS}	Read Access Time (Fig. 1 & 1-A)		400		500	ns	Note 2
t _{CE}	Chip Enable Time (Fig. 1A & 5) Chip Disable Time (Fig. 1A & 5)	-	350 350		450 450	ns ns	Note 2
C _i	Input Capacitance, Any Input	·	5.0		5.0	pF	$T_A=25^{\circ}C; V_1=V_{ss};$
Co	Output Capacitance		10		10	pF	f=1MHz T _A =25°C; V _O =V _{SS} -5V; f=1MHz
C _{DD}	V _{DD} Capacitance		75		75	pF	T _A = 25°C; Note 6

NOTES:

- (1) Applies to MK 4006-6 and MK 4008-6 only.
- (2) Measurement Criteria:


Input voltage swing, all inputs: 0.8V to $\rm V_{SS}-1$ Input rise and fall times: 20 ns

Measurement point on input signals: +1.5V above ground

Measurement point on output signal: +60 mV above ground, using a load circuit of a 200 ohm resistor in parallel with a 100 pF capacitance connected to ground.


- (3) t_{RDLY} is the time between refresh cycles for a given row address.
- (4) The rise time of V_{DD} must not be faster than 20 ns.
- (5) Steady-state values. (Refer to Fig. 1A for clarification)
- (6) Average capacitance of the V_{DD} terminal relative to the V_{SS} terminal. Measured by switching the V_{DD} terminal from OV to -12V with an applied $V_{SS} = 5V$. Peak I_{DD} is observed and the circuit replaced by a capacitance which yields the same peak current as the circuit under test.





READING (Fig. 1)

Reading is accomplished with the Read/ Write input held high. Data output directly follows the application of an address. As long as the address is unchanged and the chip enabled, data output will remain valid until the next refresh cycle. Input addresses can be changed as soon as output data is accessed. Any address can be applied repetitively without degrading stored data, providing that the refresh period of 2 ms is observed.



ACCESS TIME (Fig. 1-A)

Figure 1-A illustrates the measurement of access time after application of new address for the MK 4006 P and the MK 4008 P.

TIMING (Note 2)

WRITING (Fig. 2)

Writing is accomplished by bringing the Read/Write input low with valid <u>data</u> <u>present</u> at the data input and the <u>Chip-Enable</u> input low (chip enabled). Following the return of the Read/Write line to a high state, new address and input data can be applied. If a read-after-write operation is desired, valid data will appear at the output within one read access time following the rising edge of the Write Pulse. Read-modify-write operation is easily achieved by delaying the Write Pulse until data has been read and modification is complete.

REFRESHING (Figs. 2 & 3))


The dynamic memory cell employed in the MK 4006 P and MK 4008 P will not store data indefinitely. Stored data must be written back into the cell at least once every 2 ms. Rewriting is accomplished internally without the need to reapply external data. This rewriting operation is called *refreshing*.


Refreshing of the MK 4006 P and MK 4008 P is accomplished during both write cycles and refresh cycles. During a write cycle the state of the Row Address (R_1 - R_5) determines which of the 32 memory matrix rows will be internally refreshed. An entire row (32 bits) is refreshed during one write cycle. Since it is difficult in practice to assure that each of the 32 possible R addresses is associated with a write cycle in every 2 ms period, a separate refresh cycle is normally employed.


The refresh cycle is identical to the write cycle except that the chip is disabled while the Read/Write line is pulsed. Disabling the chip removes the data output and prevents data at the data input from being written into the memory. An entire refresh cycle consists of 32 address changes and associated write pulses, involving a total time of approximately 20 microseconds.

STANDBY MODE (Fig. 4)

Power dissipation of the MK 4006-6 P and MK 4008-6 P can be reduced below 50 mW without loss of stored data by lowering the V_{DD} supply voltage to system ground (V_{SS} -5V). Figure 4 illustrates the proper input conditions that should be observed when reducing V_{DD} . If the standby mode is maintained as long as 2 milliseconds, the V_{DD} supply should be returned to -12V and a refresh cycle initiated. Read or write cycles can commence immediately following the return of V_{DD} to -12V.








TIMING

(Note 2)

CHIP ENABLING (Fig. 5)

The negative-going $\overline{\text{CE}}$ enables the chip, and output data becomes valid within t_{CE} time. Return of the $\overline{\text{CE}}$ input to logic 1 disables the chip; data out remains for t_{CD} time.



TESTING CONSIDERATIONS

For a complete discussion of testing this memory, see Mostek's Applications Note AN-103.

The functional diagram (Fig. 6) indicates signal flow for selected row and column.

A simplified listing of functional tests is shown in Table 1. (high = Logic 1; low = Logic 0)

Tests are performed in an address sequence which requires the maximum number of changes in the row and column decoders between addresses. Addressing Rows 0 through 31 is accomplished by using the binary equivalent of the row address. The internal organization of the memory matrix requires the logic shown in Fig. 7 for column addresses; this logic provides the necessary conversion from inary equivalent to column address.





TABLE 1: FUNCTIONAL TESTS (SIMPLIFIED)

TEST DESC.	TEST SEQ.	OPER.	CHIP ENABLE	DATA INPUT	COMPARE DATA
Bit & Decoder Test	First	Write	E	Parity	
Decoder lest.	Next	Read	E		Parity
Column Shorts & No Write	First	Write	E	V-Bar	
During Disable	Next	Write	D	V-Bar	
Disable	Next	Read	E		V-Bar
Row Shorts, No Read	First	Write	E	H-Bar	
During Disable, & Max. Power	Next	Read	D	1	0
a max. rower	Next	Read	Ε	0	H-Bar
Access Time,	First	Write, Write	E	V-Bar, V-Bar	
Refresh, Write Cycle, & Standby	Next	Delay	D	0	
a stanuby.	Next	Read	E		V-Bar
Disturb Test	First	Write Row of 1's	E	1	
	Next	Write Adj. Row with O's	E	0	
	Next	Continue Writing Same Row for Max. Refresh Delay	E	0	
	Next	Read original Row of 1's	E		1

1. Test performed as shown and repeated with complementary data.



ORDERING INFORMATION

MK 4006 P-6 1024x1 RAM/w/400 ns access time with power down MK 4008 P-6 1024x1 RAM/w/500 ns access time with power down

APPLICATION

SENSE AMPLIFIERS FOR MK 4006/4008 RAM's

Since the interface circuitry used to convert memory signals to system logic levels strongly influences system access times, this circuitry should always be designed to meet the speed and cost requirements of the particular application.

Fig. 1-A (See "Timing") is shown to assist in the design of such amplifiers. This figure shows output voltage (across a specified load) vs. time from application of new address with several points indicated where specified voltage levels are referenced to specific times. Although all the various access times vs. output current levels cannot be shown, a few guidelines are given for interpolation between the specified points.

In Fig. 1-A, the two points at $t_{access}+20$ nsec give the minimum "1" level and the maximum "0" level for this particular time (80 mV and 40 mV respectively). At $t_{access}+200$ nsec, voltage levels are specified for the 90% and 10% points of the minimum "1" and maximum "0" levels.

INTERPOLATION

These interpolation guidelines are selected to give the designer a high level of confidence in his sense amplifier design.

From O to 1: This portion of the access curve can be estimated by two linear portions: (1) from the 60 mV to the 80 mV level; and (2) from the 80 mV level to 180/144 mV level.


From 1 to O: This portion of the access curve can be estimated by a semi-logarithmic plot decreasing 20 mV for each decade or 10 nsec of time added to t_{access}, with the end points being 60 mV at 2 nsec and 20 mV at 200 nsec

EXAMPLE: Let us consider how this data can be used in a sense amplifier design utilizing the 75107/108 Dual-Line-Receiver-and-Driver.

The manufacturer's data sheet for this circuit shows us that at strobe time, three conditions of the line receiver can exist: (1) the input voltage differential can be more positive than 25 mV, resulting in a logic 1 at the output (Input differential voltage is referenced to the inverting terminal); (2) the input differential can be more negative than 25 mV, resulting in a logic O at the output; (3) the input differential is less than 25 mV (absolute value), which will result in an output of an undetermined state. In other words, the line receiver has a 50 mV "window" centered around zero, and a signal must fall outside this window to provide reliable information at the output.

The standard configuration for using the 75107/108 as a sense amp is shown in Fig. 8 with the voltage and current conventions used in this analysis.

FIG. 8: Illustrating use of 75107/108 Line Receivers as sense amplifiers for the MK 4006/4008 P.



From the worst-case access at the *chip* level, one can use the interpolation technique described above to determine maximum "O" current level $[I_{OLC}(MAX)]$ and the minimum "1" current level $[I_{OH}(MIN)]$.

However, to use a worst-case approach to this design, in addition to the chip's characteristics, one must include in the "O" level current the effect of leakage from all outputs that are wired together. Also the input currents required by the 75107/108 (75 mA and 10 mA) must be included. Let us call this $I_{\rm OLT}({\rm MAX})$:

$$I_{OLT}(MAX) = I_{OLC}(MAX) + (N-1) (5 \mu A)$$
 [1] where N = number of outputs wired together

Using the maximum zero level at the line receiver input $(V_{ID} \le -25 mV = V_{ID}^-)$, the following equation is derived:

$$I_{OLT}(MAX) = I_1 - I_2 + I_{IL}(MIN)$$
 and $I_{IL}(MIN) = O \mu A$ [2]

therefore:

$$I_{OLT}(MAX) = \frac{V_{ID}^{-} + V_{ID}^{-}}{R1} + \frac{V_{ID}^{-}}{R2}$$
 [3]

Using the minimum "1" level at the line receiver input $(V_{ID} \ge +25 \text{ mV} = V_{ID}^+)$, the equation becomes

$$\begin{split} I_{OH}(MIN) &= I_1 - I_2 + I_{IH}(MAX) \\ \text{and } I_{IH}(MAX) &= 75~\mu\text{A} \end{split} \tag{4}$$

$$I_{OH}(MIN) = \frac{V_{ID}^{+}}{R1} + \frac{V + V_{ID}^{+}}{R2} + 75 \,\mu A$$
 [5]

Solving these equations ([3] and [5]) simultaneously yields R1 and R2.

As an example, assume a memory system with 4 outputs wired-ORed to a sense amplifier, requiring a chip access time of 460 nsec. Then the associated current and resistor values are:

$$I_{OLT}(MAX) = 152.3 \ \mu A + 3 \ (5 \ \mu A) = 167.3 \ \mu A$$
 $I_{OH}(MIN) = 511.12 \ \mu A$

Therefore:

$$\begin{array}{l} \mathrm{R1} = \mathrm{190} \; \Omega \\ \mathrm{R2} = \mathrm{16.5} \; \mathrm{K}\Omega \end{array}$$

Sense amplifiers vary from the very fast, low-threshold types to the slower, high-threshold kind. The ideal choice will depend on the application. Fig. 1-A and the guidelines in this note are intended to help the designer tailor his sense amplifier design to meet the speed and cost requirements of his particular application.

It should also be noted that a portion of the output current from the memory chip is used to charge the capacitance on the data output. If the output impedance differs greatly from the specified load, this current must also be calculated.

MK 4007P MK 4007N

256 BIT

MOS Random Access Memory



FEATURES:

- □ Versatile RAM can replace any existing 1101-type 256x1 MOS RAM pin for pin.
- ☐ Ion-implanted for superior performance.
- □ Lower power dissipation: TOTAL 370 mW max over entire temperature range.
- \Box Faster access time: Typically 525 ns with V_D and V_{DD} at -9V.
- □ Less temperature-sensitive: specified over entire AMBIENT temperature range 0° to 75°C.
- ☐ Tight control of output sink current capabilities: made possible by use of depletion-mode transistors.
- No restrictions on address input sequence, skew, or rise and fall times.
- ☐ Full DTL/TTL compatibility.
- \square Wide power supply range: +5V; -6.5 to -15V.

APPLICATIONS:

Ideal for small buffer storage requiring low cost, superior performance, and bipolar compatibility, such as:

- ☐ Scratchpad memories
- □ Data link buffers
- ☐ Key-to-tape buffers
- ☐ Tape-to-printer buffers
- ☐ Editing memories.

DESCRIPTION


Ion-implantation processes used in manufacturing the Mostek MK 4007 P Random Access MOS Memory result in a low-cost device with performance exceeding other industry types over the entire temperature and voltage supply ranges. It may be used to replace any existing 1101 type RAM pin for pin.


The depletion-load ion-implantation technique allows the fabrication of both depletion and enhancement mode transistors on the same chip. The result is not only superior operating characteristics within the region usually specified for devices of this type, but also wider operational areas without severe performance degradation. For example, while specifications for this device are given for V_D and V_{DD} may actually range from -6.5 to -15 V (see DC Operating Conditions and Fig. 1). Access times are improved (see


Fig. 2); power dissipation is reduced (see Fig. 3) and output sink current capabilities are improved (see Fig. 4). The device is less temperature-dependent (see Figures 5 and 6) and is specified over the *entire* ambient temperature range of 0° to 75°C.

The ion-implantation process also makes the MK 4007 P RAM fully TTL/DTL compatible at all inputs and outputs.

The 4007 P is a static memory, requiring no clocks or refreshing. Data is written into the address location by applying a logic "1" to the R/W input. Addressing the desired location, with the chip enabled and R/W at logic "0", provides a non-destructive read-out (NDRO) of true and complement data. A "Chip Select" allows output buffers to be open-circuited during disable time for wire ORing. All inputs are protected against static charge accumulation.







ABSOLUTE MAXIMUM RATINGS

Voltage on Any Terminal Relative to V _{cc}								•	+ 0.3 V to -25 V
Operating Temperature Range (Ambient)			٠.						0°C to +75°C
Storage Temperature Range (Ambient) .				•					. −55° to +150°C

DC OPERATING CONDITIONS

(Ambient Temperature Range: 0°C to +75°C)

			PARAMETER	MIN	TYP	MAX	UNITS	COMMENTS
ſ	œ	V _{cc}	Supply Voltage	4.75	5.0	5.25	٧	
	POWER	V _{DD}	Supply Voltage	-6.5	-9.0	-15.0	V	See Fig. 1 for
	2	V _D	Supply Voltage	-6.5	-9.0	-15.0	V	V _D , V _{DD} differential
Ī	25	V _{IL}	Logic "0" Voltage, any input		0	+0.8	V	
	N PO	V _{IH}	Logic "1" Voltage, any input	V _{CC} -2.0	V _{cc}	V _{cc} +0.3	V	

ELECTRICAL CHARACTERISTICS

(Ambient Temperature Range: 0°C to +75°C. $V_{CC}=+5$ V $\pm5\%$; $V_{D}=V_{DD}=-7$ V to -13.2 V, unless otherwise specified.)

		PARAMETER	MIN	TYP(1)	MAX	UNITS	CONDITIONS
~	I _D I _{DD} P _D	Supply Current, V _D Supply Current, V _{DD} Power Dissipation, Total		8.0 4.0 170	16 9 370	mA mA mW	$V_p = V_{pp} = -9V \pm 5\%$ Outputs open-circuited.
POWER	I _D I _{DD} P _D	Supply Current, V _D Supply Current, V _{DD} Power Dissipation, Total			19 10 535	mA mA mW	$V_{D} = V_{DD} = -13.2 \text{ V}$ $V_{CC} = +5.25 \text{ V}$ Outputs open-circuited.
	P _{SDBY}	Power Dissipation, Standby		30	75	mW	$V_{D} = V_{CC}; V_{DD} = -9V \pm 5\%$
S	I _{I(L)}	Input Leakage Current			1.0	μΑ	$V_{IN}=0$ V, $T_A=25^{\circ}C$
INPUTS	C _{IN} C _{V(D)}	Input Capacitance, Any Logic Input Capacitance, V _D Power Supply		7 35	10	pF pF	T _A = 25°C, F. meas. = 1 MHz; Tested input = V _{CC}
OUTPUTS	I _{OL}	Output Current, Logic "0" Output Current, Logic "1" Output Clamp Current, Logic "0"	3.2 -1.0	5.6 -4.2	8.0	mA mA mA	$V_{o} = +0.40 \text{ V}$ $V_{o} = +2.6 \text{ V}$ $V_{o} = -1.0 \text{ V}$
50	I _{O(L)}	Output Leakage Current			1.0	μΑ	$V_o = V_{cc} - 5V; \overline{CS} = \text{Logic 1};$ $T_A = 25^{\circ}\text{C}.$
	Соит	Output Capacitance		7	10	pF	T _A = 25°C; F meas. = 1 MHz; V _o = V _{cc}

NOTES:

(1) Typical values at $V_{CC} = +5$ V, $V_{D} = V_{DD} = -9.0$ V*, $T_{A} = 25$ °C. (*Except Standby Power)

TIMING


(Ambient Temperature Range: 0°C to 75°C; $V_{CC}=+5$ V $\pm5\%$; $V_{D}=V_{DD}=-7$ V to -13.2 V, unless otherwise specified. See Notes 1 and 2.)

		PARAMETER	MIN	TYP	MAX	UNITS	
OPERATING CONDITIONS	t _{wc} t _{wd} t _{wd} t _{did} t _{dig} t _{cw}	Write Cycle Time Write Set-up Delay Write Pulse Width Data Lead Time Data Lag Time Chip Select Pulse Width	700 300 400 300 0 400			ns ns ns ns ns	
CHAR.	t _{ACC}	Access Time Read Cycle Time		525	900 800	ns ns	$V_D = V_{DD} = -9V \pm 5\%$. (See Note 3.)
	t _{ACC}	Access Time Read Cycle Time			1.0 900	μs ns	$V_{\rm D} = V_{\rm DD} = -7V \text{ to } -13.2V.$ (See Note 3.)
DYNAMIC	t _{OH} t _{CSE} t _{CSD}	Data Output Hold Time Chip-Select-to-Output Enable Chip-Select-to-Output Disable	100		300 300	ns ns ns	

NOTES:

- (1) All measurements to the 1.5 V level; inputs for test are 0 to 5 V and ≤10 ns rise and fall times; output is loaded with 1 TTL and approx. 20 pF.
- (2) $\hat{\mathbb{T}}/\mathbb{W}$ should be brought to logical "0" whenever address bits are changed; however, there are no restrictions on rise and fall times of address bits, nor on the sequence (or skew) of address bit changes.
- (3) Read Cycle may be "pipe-lined," i.e., the minimum hold time (t_{OH}) may be subtracted from the maximum access time (t_{ACC}) .

TIMING



90%

10%

-t_r ≤200 ns

READ CYCLE

Reading is accomplished with R/W (Read/Write) and CS (Chip Select) at logical "0."

NOTE: $\overline{\text{CS}}$ logical "1" overlap time shown must be 300 ns (max t_{CSE}) less than the desired access time; e.g., if desired access time $t_{\text{ACC}}=1.2~\mu\text{s}$, then $\overline{\text{CS}}$ should go to logical "0" no later than 900 ns following address change.

WRITE CYCLE

Writing is accomplished with R/W at logical "1" and $\overline{\text{CS}}$ at logical "0." $\overline{\text{CS}}$ at logical "1" may overlap the address change as much as 50 ns. R/W may be taken to logical "0" coincidentally with an address change, but should not overlap an address change while in the logical "1" state.


CHIP SELECT

Chip Select at logical "1" causes the normal push-pull output buffers to be open-circuited for purposes of wire-ORing. The Chip Select may be used to access the memory at a faster rate by maintaining a constant address and selecting individual chips with the Chip Select input.

POWER SWITCHING

During standby operation the MK 4007 P will dissipate only 30 mW of power (typically) if the peripheral power supply, V_D , is reduced to V_{CC} . The R/W input may be maintained at logical "0" or "1"; however, if R/W is at logical "1," Chip Select should also be logical "1" (to disable chip during standby operation). With the return of power, either read or write cycles may commence as described above.

t_f ≤200 ns



SUPPLEMENT

MK 4007P -4 MK 4007N -4


MOSTEK

MOS Random Access Memory

- □ Low-cost 256x1 RAM in 16-pin package.
- ☐ Identical with Mostek's MK 4007 P in all specifications except output current

DESCRIPTION

This economical version of Mostek's 256x1 bit RAM is identical with the MK 4007 P in all electrical characteristics except output current. Performance, operating conditions, timing characteristics, package, and all other specifications are identical with the MK 4007 P. See the MK 4007 P Data Sheet for additional information.



ELECTRICAL CHARACTERISTICS

(Amhient Temperature Range: 0°C to +75°C. $V_{CC}=+5$ V $\pm5\%$; $V_{D}=V_{DD}=-7$ V to -13.2 V, unless otherwise specified.)

		PARAMETER	MIN	ТҮР	MAX	UNITS	CONDITIONS
Œ	I _D I _{DD} P _D	Supply Current, V _D Supply Current, V _{DD} Power Dissipation, Total		8.0 4.0 170	16 9 370	mA mA mW	$V_{D}=V_{DD}=-9~V~\pm 5\%$ Outputs open-circuited.
POWER	I _D I _{DD} P _D	Supply Current, V _D Supply Current, V _{DD} Power Dissipation, Total			19 10 535	mA mA mW	$V_{D} = V_{DD} = -13.2 \text{ V}$ $V_{CC} = +5.25 \text{ V}$ Outputs open-circuited.
	P _{SDBY}	Power Dissipation, Standby		30	75	mW	$V_{D} = V_{CC}; V_{DD} = -9V \pm 5\%$
TS	I _{I(L)}	Input Leakage Current			1.0	μΑ	$V_{IN} = O V, T_A = 25^{\circ}C$
INPUTS	C _{IN} C _{V(D)}	Input Capacitance, Any Logic Input Capacitance, V _D Power Supply		7 35	10	pF pF	T _A = 25°C, F. Meas. = 1 MHz; Tested input =V _{CC}
UTS	I _{OL} I _{OH} I _{OLC}	Output Current, Logic "0": @ T _A = 25°C Output Current, Logic "0": @ T _A = 70°C Output Current, Logic "1" Output Clamp Current, Logic "0"	3.0 2.0 -1.0	5.6 -4.2	8.0	mA mA mA mA	$\begin{array}{c} V_{O} = +0.40 \ V \\ V_{O} = +0.40 \ V \\ V_{O} = +2.6 \ V \\ V_{O} = -1.0 \ V \end{array} \right) \begin{array}{c} V_{CC} = 5.0 \ V \pm 5\% \\ V_{D} = V_{DD} = -9.0 \ V \\ \pm 10\% \end{array}$
OUTPUTS	I _{O(L)}	Output Leakage Current			1.0	μΑ	$V_{o} = V_{cc} - 5V; \overline{CS} = \text{Logic 1};$ $T_{A} = 25^{\circ}\text{C}.$
	Соит	Output Capacitance		7	10	pF	T _A = 25°C; F meas. = 1 MHz; V _O = V _{CC}

NOTES:

(1) Typical values at $V_{CC}=+5$ V, $V_{D}=V_{DD}=-9.0$ V*, $T_{A}=25^{\circ}$ C. (*Except Standby Power)

MK4096P-6 MK4096P-16

4096x 1 BIT DYNAMIC

MOS Random Access Memory

MOSTEK

FEATURES:

- ☐ Standard 16-pin DIP
- ☐ All inputs TTL compatible
- ☐ On-chip latches for addresses, chip select, and data in
- ☐ Three-state TTL compatible output
- ☐ Chip select decode does not add to access time
- ☐ Output data latched and valid into next cycle
- □ Read and write cycles of 375 nsec (-6) and 425 nsec (-16)
- □ Access times of 250 nsec (-6) and 300 nsec (-16)
- □ Low power: active power under 380 mW (-16)
 - standby power under 24 mW




The MK 4096 is a 4096x1 bit dynamic random access memory circuit fabricated with MOSTEK's special Self-Aligned, Poly-Interconnect, N-Channel (SPIN) process to minimize cell area and optimize circuit performance. The single transistor cell uses a dynamic storage technique and each of the 64 row addresses requires refreshing every 2 milliseconds.


A unique multiplexing and latching technique for the address inputs permits the MK 4096 to be packaged in a standard 16-pin DIP on 0.3 inch centers. This package size provides high system bit densities and is compatible with widely available automated testing and insertion equipment.

System oriented features on the MK 4096 include direct interfacing capability with TTL, 6 instead of 12 address lines to drive, on-chip registers which can eliminate the need for interface registers, input logic levels selected to optimize the noise immunity, and two chip select methods to allow the user to determine the speed/power characteristics of his memory system.

ADDRESSING:

The 12 address bits required to decode 1 of 4096 cell locations are multiplexed onto the 6 address pins and latched into the on-chip row and column address latches. The Row Address Strobe (RAS) latches the 6 row address bits into the chip. The Column Address Strobe (CAS) latches the 6 column address bits plus Chip Select (CS) into the chip. Since the Chip Select signal is not required until well into the cycle, its decoding time does not add to the system access or cycle time.





ABSOLUTE MAXIMUM RATINGS*

Voltage on any pin relative to V _{PP} · · · · · · · · · · · · · · · · · ·	-0.5V to +25.0V
Operating Temperature T. (Ambient)	0°C to 70°C
Storage Temperature (Ambient)	-55°C to 150°C

RECOMMENDED DC OPERATING CONDITIONS

 $(0^{\circ} \leqslant T_{A} \leqslant 70^{\circ} C)$

	PARAMETER	MIN	TYP	MAX	UNITS	NOTES
V_{DD}	Supply Voltage	11.4	12.0	12.6	volts	1
Vcc	Supply Voltage	V _{SS}	5.0	V_{DD}	volts	1, 6
V _{SS}	Supply Voltage	0	0	0	volts	1
V _{BB}	Supply Voltage	-4.5	-5.0	-5.5	volts	1
V _{IH}	Logic 1 Voltage, all inputs except RAS, CAS WRITE	2.4	5.0	7.0	volts	1, 8
VIL	Logic 0 voltage, all inputs	-1.0	0	.8	volts	1, 8
V _{IHC}	Logic 1 Voltage, RAS, CAS, WRITE	2.7	5.0	7.0	volts	1, 8

DC ELECTRICAL CHARACTERISTICS (0° C \leq T_A \leq 70° C) (V_{DD} = 12.0V \pm 5%; V_{CC} = 5.0V \pm 10%; V_{SS} = 0V, V_{BB} = -5.0V \pm 10%)

	PART NUMBER	409	6-6	40	96-16		T
	PARAMETER	MIN	MAX	MIN	MAX	UNITS	NOTES
I _{DD1}	Average V _{DD} Power Supply Current		35		30	mA	10
I _{cc}	V _{CC} Power Supply Current					mA	3
I _{BB}	Average V _{BB} Power Supply Current		75		75	μ A	
I _{DD2}	Standby V _{DD} Power Supply Current		2		2	mA	
I _{I (L)}	Input Leakage Current (any input)		10		10	μ A	4
l _{o (L)}	Output Leakage Current		10		10	μ A	5
V _{OH}	Output Logic 1 Voltage @ Ιουτ = -5 mA	2.4		2.4		volts	
V _{oL}	Output Logic 0 Voltage @ Iout = 2 mA		0.4		0.4	volts	

^{*}Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

AC ELECTRICAL CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDITIONS 14 (0° C $\leqslant~T_A$ $\leqslant~70^{\circ}$ C) (V_DD = 12.0V $\pm~5\%$; V_CC = 5.0V $\pm~10\%$, V_SS = 0V, V_BB = -~5.0V $\pm~10\%$)

	PART NUMBER	4096-6		409	6-16		
	PARAMETER	MIN	MAX	MIN	MAX	UNITS	NOTES
	Random Read or Write	075		405			0.40
t _{RC}	Cycle Time	375		425		nsec	9, 12
	Access Time from Row		,	,			
t _{RAC}	Address Strobe		250		300	nsec	9
	Access Time from Column		4.40		10-		
t _{CAC}	Address Strobe		140		165	nsec	11
	Output Buffer Turn-Off		0.5		00		
t _{OFF}	Delay	0	65	0	80	nsec	
	Row Address Strobe	40=		4.05			
t _{RP}	Precharge Time	125		125		nsec	
	Row to Column Strobe						
t _{RCL}	Lead Time	70	110	90	135	nsec	
	Column Address Strobe					1 1	
t _{CPW}	Pulse Width	140		165		nsec	
	Address Set-Up	_				36	
t _{AS}	Time	0		0		nsec	
		,					
t _{AH}	Address Hold Time	60 [′]		80		nsec	
	Chip Select						
t _{ch}	Hold Time	100		100		nsec	
	Rise And						
t _T	Fall Times	5	50	5	50	nsec	13
	Read Command						
t _{RCS}	Set-Up Time	0		0		nsec	
	Read Command						
t _{RCH}	Hold Time	0		0		nsec	
	Write Command						
t _{wch}	Hold Time	110		130		nsec	2
,,,,,,	Write Command						
t _{we}	Pulse Width	140		165		nsec	
VVI	Column To Row Strobe						
t _{CRL}	Lead Time	-40	+40	-50	+50	nsec	
CNL	Write Command to						
t _{CWL}	Column Strobe Lead Time	140		165		nsec	
CVVL	COLUMN STODS LOUG TIME					-	
t _{DS}	Data In Set-Up Time	0		0		nsec	7
US	•			-			+
t _{DH}	Data In Hold Time	110		130		nsec	7
DH			-		 	+	 •
t _{RFSH}	Refresh Period		2		2	msec	
- HESH					+	111300	-
t _{MOD}	Modify Time	0	10	0	10	μ sec	

AC ELECTRICAL CHARACTERISTICS 14

$$(0^{\circ}\,\text{C} \leqslant~\text{T}_{A} \leqslant 70^{\circ}\,\text{C})~(\text{V}_{\text{DD}} = 12.0\text{V} \pm~5\%,~\text{V}_{\text{CC}} = 5.0 \pm~10\%,~\text{V}_{\text{SS}} = 0\text{V},~\text{V}_{\text{BB}} = -5.0\text{V} \pm~10\%)$$

	PARAMETER	MIN	MAX	UNITS	NOTES
C _{I1}	Input Capacitance (A ₀ – A ₅)		10	pF	
C _{I2}	Input Capacitance (RAS CAS, D _{IN} , WRITE, CS)		7	pF	
C o	Output Capacitance (D _{OUT})		8	pF	

NOTES:

 All voltages referenced to V_{ss}.
 Write Command Hold Time is important only when performing normal random write cycles. During read-write or read-modify-write cycles, the Write Command Pulse Width is the limiting parameter.

Depends upon output loading. The $V_{\rm CC}$ supply is connected to the output buffer only. All device pins at 0 volts except $V_{\rm BB}$ at -5 volts and pin under test which is at +10 volts.

Output disabled by chip select input.

Output voltage will swing from V_{SS} to V_{CC} independent of differential between V_{SS} and V_{CC} . These parameters are referenced to the CAS leading edge in random write cycle operation and to the WRITE leading edge in read-write or read-modify-write cycles.

8. Input voltages greater than TTL levels (0 to 5V) require device operation at reduced speed.

Assumes that $t_{RCL} + t_{T} \le t_{RCL \, (max.)}$. If $t_{RCL} + t_{T} > t_{RCL \, (max.)}$, then t_{RC} and t_{RAC} will be longer by the amount $t_{RCL} + t_{T}$ exceeds $t_{RCL \, (max.)}$.

10. Current is proportional to speed with maximum current measured at fastest cycle rate.

11. Assumes t_{RCL} + t_T ≥ t_{RCL} (max). If not, the access time is controlled by t_{RAC}.
 12. The minimum cycle time is achieved by compensating for RAS rise and fall times with t_{CRL}. The minimum cycle time is

then constrained by t_{RCL} (max) + t_{CPW} + t_{RP} . 13. Rise and fall times measured between v_{IH} or v_{IHC} and v_{IL} . 14. Assumes t_{T} = 10 nsec.

DATA INPUT/OUTPUT

Data to be written into a selected cell is latched into an on-chip register by a combination of WRITE and The last of these signals making its negative transition is the strobe for the Data In register. This permits several options in the write timing. In a write cycle, if the WRITE input is brought low prior to CAS, the Data In is strobed by CAS and the set-up and hold time are referenced to this signal. If the cycle is to be a read-write cycle, or read-modify-write cycle, then the WRITE input will not go to a logic 0 until after access time. But now, because CAS is already at a logic 0, the Data In is strobed in by WRITE and the set-up and hold time are referenced to it.

At the beginning of a memory cycle the state of the Data Out Latch and buffer depend on the previous memory cycle. If during the previous cycle the chip

was unselected, the output buffer will be in its opencircuit condition. If the previous cycle was a read, read-write, or read-modify-write cycle and the chip was selected, then the output latch and buffer will contain the data read from the selected cell. This output data is the same polarity (not inverted) as the input data. If the previous cycle was a write cycle (WRITE active low before access time) and the chip was selected, then the output latch and buffer will contain a logic 1. Regardless of the state of the output it will remain valid until CAS goes negative. At that time the output will unconditionally go to its open-circuit state. It will remain open circuit until access time. At access time the output will assume the proper state for the type of cycle performed. If the chip is unselected, it will not accept a WRITE command and the output will remain in the open-circuit state.

INPUT/OUTPUT LEVELS

All inputs,including the two address strobes,will interface with TTL. The high impedance, low capacitance input characteristics simplify input driver selection by allowing use of standard logic elements rather than specially designed driver elements. Even though the inputs may be driven directly by TTL gates, pull-up or termination resistors are normally required in a system to prevent ringing of the input signals due to line inductance and reflections. In high speed memory systems, transmission line techniques must be employed on the signal lines to achieve optimum system speeds. Series rather than parallel terminations may be employed at some degradation of system speed.

The three-state output buffer is a low impedance to V_{CC} for a logic 1 and a low impedance to V_{SS} , for a logic 0. The resistance to V_{CC} is 500-ohms maximum and 150-ohms typically. The resistance to V_{SS} is 200-ohms maximum and 100-ohms typically. The separate V_{CC} pin allows the output buffer to be powered from the supply voltage of the logic to which the chip is interfaced. During battery standby operation, the V_{CC} pin may be unpowered without affecting the MK 4096P refresh operation. This allows all system logic except the RAS/CAS timing circuitry and the refresh address logic to be turned off during battery standby to conserve power.

REFRESH


Refresh of the cell matrix is accomplished by performing a memory cycle at each of the 64 row addresses every 2 milliseconds or less. Any read cycle refreshes the selected row, regardless of the state of the Chip Select. A write, read-write, or read-modify-write cycle also refreshes the selected row but the chip


should be unselected to prevent writing data into the selected cell.


POWER DISSIPATION/STANDBY MODE


Most of the circuitry used in the MK 4096P is dynamic and draws power only as the result of an address strobe edge. Because the power is not drawn during the whole time the strobe is active, the dynamic power is a function of operating frequency. Typically, the power is 120mW at a 1 µsec cycle time for the MK 4096P; with a worst case power of less than 380mW at a 425 nsec cycle time. To reduce the overall system power the Row Address Strobe (RAS) must be decoded and supplied to only the selected chips. The CAS must be supplied to all chips (to turn off the unselected outputs). But those chips that did not receive a RAS will not dissipate any power on the CAS edges, except for that required to turn off the output. If the RAS is decoded and supplied to the selected chips, then the Chip Select input of all chips can be at a logic 0. The chips that receive a CAS but no RAS will be unselected (output open-circuited) regardless of the Chip Select input.


The current waveforms for the current drawn from the V_{DD} and V_{BB} supplies are shown in Figure A. Since the current is pulsed, proper power distribution and bypassing techniques are required to maintain system power supply noise levels at an acceptable level. Low inductance supply lines for V_{DD} and V_{SS} are desirable. A minimum of one 0.01 microfarad, low inductance, bypass capacitance per two MK 4096P devices and one 6.8 microfarad electrolytic capacitor per eight MK 4096P devices on each of the V_{DD} and V_{BB} supply lines is desirable. A noise level of less than 0.5 volts peak-to-peak on both V_{DD} and V_{BB} should be a design goal.











SUPPLEMENT MK4096P-11

4096x 1 BIT DYNAMIC

MOS Random Access Memory

MOSTEK

FEATURES:

Ш	Standard 16-pin DIP
	All inputs TTL compatible
	On-chip latches for addresses, chip select, and data in
	Three-state TTL compatible output
□ .	Chip Select decode does not add to access time
	Output data latched and valid into next cycle
	Read and write cycles of 500 nsec
	Access time of 350 nsec
	1 200 14

Low power:

active power under 380 mW standby power under 24 mW

DESCRIPTION:


The MK 4096 is a 4096x1 bit dynamic random access memory circuit fabricated with MOSTEK's special Self-Aligned, Poly-Interconnect, N-Channel (SPIN) process to minimize cell area and optimize circuit performance. The single transistor cell uses a dynamic storage technique and each of the 64 row addresses requires refreshing every 2 milliseconds.


A unique multiplexing and latching technique for the address inputs permits the MK 4096 to be packaged in a standard 16-pin DIP on 0.3 inch centers. This package size provides high system bit densities and is compatible with widely available automated testing and insertion equipment.

System oriented features on the MK 4096 include direct interfacing capability with TTL, 6 instead of 12 address lines to drive, on-chip registers which can eliminate the need for interface registers, input logic levels selected to optimize the noise immunity, and two chip select methods to allow the user to determine the speed/power characteristics of his memory system.

ADDRESSING:

The 12 address bits required to decode 1 of 4096 cell locations are multiplexed onto the 6 address pins and latched into the on-chip row and column address latches. The Row Address Strobe (RAS) latches the 6 row address bits into the chip. The Column Address Strobe (CAS) latches the 6 column address bits plus Chip Select (CS) into the chip. Since the Chip Select signal is not required unitl well into the cycle, its decoding time does not add to the system access or cycle time.





ABSOLUTE MAXIMUM RATINGS*

Voltage on any pin relative to V _{BB}	-0.5V to +25.0V
Operating Temperature T _A (Ambient)	
Storage Temperature (Ambient)	–55°C to 150°C

RECOMMENDED DC OPERATING CONDITIONS (0° \leq $T_{A} \leq$ 70° C)

	PARAMETER	MIN	TYP	MAX	UNITS	NOTES
V _{DD}	Supply Voltage	11.4	12.0	12.6	volts	1
V _{cc}	Supply Voltage	V _{ss}	5.0	V_{DD}	volts	1, 6
V_{ss}	Supply Voltage	0	0	0	volts	1
V_{BB}	Supply Voltage	-4.5	-5.0	-5.5	volts	1
V _{IH}	Logic 1 Voltage, all inputs except RAS, CAS, WRITE	2.4	5.0	7.0	volts	1, 8
VIL	Logic 0 voltage, all inputs	-1.0	0	.8	volts	1, 8
V _{IHC}	Logic 1 Voltage RAS, CAS, WRITE	2.7	5.0	7.0	volts	1, 8

DC ELECTRICAL CHARACTERISTICS (0° C \leq T_A \leq 70° C) (V _{DD} = 12.0V \pm 5%; V_{CC} = 5.0V \pm 10%; V_{SS} = 0V, V _{BB} = -5.0V \pm 10%)

	PARAMETER	MIN	MAX	UNITS	NOTES
I _{DD1}	Average V _{DD} Power Supply Current		30	mA	10
I _{cc}	V _{CC} Power Supply Current			mA	3
I _{BB}	Average V _{BB} Power Supply Current		75	μΑ	
DD2	Standby V _{DD} Power Supply Current		2	mA	
I _{I (L)}	Input Leakage Current (any input)		10	μΑ	4
I _{O (L)}	Output Leakage Current		10	μΑ	5
V _{он}	Output Logic 1 Voltage@ I _{OUT} = -5mA	2.4		volts	
V _o ∟	Output Logic 0 Voltage@ I _{OUT} = -2mA		0.4	volts	

^{*} Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

AC ELECTRICAL CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDITIONS 14 (0° C \leq T $_{A}$ \leq 70° C) (V $_{DD}$ = 12.0V \pm 5%; V $_{CC}$ = 5.0V \pm 10%, V $_{SS}$ = 0V , V $_{BB}$ = -5.0V \pm 10%)

	PARAMETER	MIN	MAX	UNITS	NOTES
t _{RC}	Random Read or Write Cycle Time	500		nsec	9, 12
t _{RAC}	Access Time from Row Address Strobe		350	nsec	9
t _{CAC}	Access Time from Column Address Strobe		200	nsec	11
t _{OFF}	Output Buffer Turn-Off Delay	0	100	nsec	
t _{RP}	Row Address Strobe Precharge Time	150		nsec	
t _{RCL}	Row to Column Strobe Lead Time	110	150	nsec	
t _{CPW}	Column Address Strobe Pulse Width	200		nsec	
t _{AS}	Address Set-Up Time	0		nsec	
t _{AH}	Address Hold Time	100		nsec	
t _{cн}	Chip Select Hold Time	100		nsec	
t _T	Rise and Fall Times	5	50	nsec	13
t _{RCS}	Read Command Set-Up Time	0		nsec	
t _{RCH}	Read Command Hold Time	0		nsec	
t _{wcн}	Write Command Hold Time	150		nsec	2
t _{we}	Write Command Pulse Width	200		nsec	
t _{CRL}	Column to Row Strobe Lead Time	–50	+50	nsec	
t _{CWL}	Write Command to Column Strobe Lead Time	200		nsec	
t _{DS}	Data In Set-Up Time	0		nsec	7
t _{DH}	Data In Hold Time	150		nsec	7
t _{RFSH}	Refresh Period	-	2	msec	
t _{MOD}	Modify Time	0	10	μsec	

AC ELECTRICAL CHARACTERISTICS 14

 $(0^{\circ} \text{ C} \le \text{ T}_{A} \le 70^{\circ} \text{ C}) \text{ (V}_{DD} = 12.0 \text{ V} \pm 5\%, \text{ V}_{CC} = 5.0 \pm 10\%, \text{ V}_{SS} = 0 \text{ V}, \text{ V}_{BB} = -5.0 \text{ V} \pm 10\%)$

	PARAMETER	MIN	MAX	UNITS	NOTES
C _{I1}	Input Capacitance $(A_0 - A_5)$		10	pF	
C ₁₂	Input Capacitance (RAS, CAS, D _{IN} , WRITE, CS)		7	pF	
Ço	Output Capacitance (D _{OUT})		8	pF	

NOTES:

- 1. All voltages referenced to V_{ss}.
- 2. Write Command Hold Time is important only when performing normal random write cycles. During read-write or read-modify-write cycles, the Write Command Pulse Width is the limiting parameter.
- 3. Depends upon output loading. The $V_{\mbox{cc}}$ supply is connected to the output buffer only.
- 4. All device pins at 0 volts except VBB at -5 volts and pin under test which is at +10 volts.
- 5. Output disabled by chip select input.
- 6. Output voltage will swing from V_{ss} to V_{cc} independent of differential between V_{ss} and V_{cc} .
- 7. These parameters are referenced to the CAS leading edge in random write cycle operation and to the WRITE leading edge in read-write or read-modify-write cycles.
- 8. Input voltages greater than TTL levels (0 to 5V) require device operation at reduced speed.
- 9. Assumes that $t_{RCL} + t_T \le t_{RCL}$ (max.). If $t_{RCL} + t_T > t_{RCL}$ (max.), then t_{RC} and t_{RAC} will be longer by the amount $t_{RCL} + t_T$ exceeds t_{RCL} (max).

 10. Current is proportional to speed with maximum current measured at fastest cycle rate.
- 11. Assumes $t_{RCL} + t_T \ge t_{RCL}$ (max). If not, the access time is controlled by t_{RAC}
- 12. The minimum cycle time is achieved by compensating for \overline{RAS} rise and fall times with t_{CRL} . The minimum cycle time is then constrained by t_{RCL} (max) + t_{CPW} + t_{RP} .
- 13. Rise and fall times measured between VIH or VIHC and VIL.
- 14. Assumes $t_T = 10$ nsec.


MK 4102 P MK 4102 P - 1

1024x 1 BIT STATIC MOS Random Access Memory

MOSTEK

FEATURES

- ☐ Direct TTL compatibility all inputs and output
- ☐ Three-State Output
- ☐ Single supply: +5V
- \square Fast access and cycle time: MK 4102P 1 μ s; MK 4102P-1 450 ns
- ☐ Standard 16-pin DIP
- □ Completely static: no clocks or refreshing required




DESCRIPTION


The MOSTEK MK 4102 is a completely static 1024x1 bit random access memory circuit. It is constructed with N-channel silicon gate depletion mode technology.

All inputs are directly compatible with TTL circuitry. The output of the memory is a three-state buffer. The high impedance "OFF" state coupled with the Chip Select (CS) input permits the construction of large memory arrays with a minimum of additional circuitry. The static operation requires very little system overhead and makes the MK

4102 ideally suited to small and medium size memory applications.

The pin connections and functional operation are similar to MOSTEK's popular 1024x1 bit dynamic random access memory chips, the MK 4006 and the MK 4008. By eliminating the dynamic storage the refreshing is not required. This point, in conjunction with the direct TTL compatibility in and out of the memory chip, makes memory system design with the MK 4102 less complicated.





ABSOLUTE MAXIMUM RATINGS

RECOMMENDED DC OPERATING CONDITIONS (0°C \leq T_A \leq 70°C)

			MK 4102 P — MK 4102 P-1		
	PARAMETER	MIN	MAX	UNITS	NOTES
V _{DD}	Supply Voltage	4.75	5.25	volts	
Vss	Supply Voltage	0	0.	volts	
V _{IH}	Input Voltage, Logic 1	2.2	5.25	volts	
V _{IL}	Input Voltage, Logic 0	0	.65	volts	

RECOMMENDED AC OPERATING CONDITIONS(1) (0°C $\leq T_A \leq 70$ °C)

	PARAMETER	MK 4102 P-1 MIN MAX	MK 4102 P MIN MAX	UNITS	NOTES
t _{RC}	Read Cycle	450	1000	nsec	
t _{wc}	Write Cycle	450	1000	nsec	
t _{we}	Write Pulse Width	300	750	nsec	
t _{AW}	Address to Write Pulse Delay	100	200	nsec	
t _{DS}	Data Set-Up Time	330	800	nsec	
t _{DH}	Data Hold Time	50	100	nsec	
t _{cw}	Chip Select Pulse Width	200	300	nsec	
t _{ACW}	Address To Chip Select Delay	50	50	nsec	Write Cycle
t _{ACR}	Address To Chip Select Delay	250	700	nsec	Read Cycle
t _{wa}	Write Pulse to Address Delay	50	50	nsec	

DC ELECTRICAL CHARACTERISTICS (V_DD = $+5V \pm 5\%$, V_ss = OV, $0^{\circ}C \le T_A \le 70^{\circ}C$)

	PARAMETER	MK 4102 P	MK 4102 P-1 MAX	UNITS	NOTES
I _{DD}	Supply Current		70	mA	output open
ILI	Input Leakage Current		10	μ A	$V_{IN} = OV$ to $5.25V^{(2)}$
I _{LO}	Output Leakage Current		10	μ Α	V _o = 0.4V to 5.25V ⁽³⁾
V _{OH}	Output Voltage, Logic 1	2.2		volts	$I_{OH} = -100 \mu A$
V _{OL}	Output Voltage, Logic 0		.40	volts	$I_{OL} = +3.2 \text{mA}$


AC ELECTRICAL CHARACTERISTICS (I) (V_DD = +5V $\pm 5\%$, V_SS = 0V, 0°C $\leq T_A \leq 70$ °C)


	PARAMETER	MK 4102 P-1 MIN MAX	MK 4102 P MIN MAX	UNITS	NOTES
t _{ACC}	Access Time	450	1000	nsec	
t _{cs}	Chip Select Time	200	300	nsec	,
t _{CD}	Chip Deselect Time	200	300	nsec	
Cı	Input Capacitance (Any Input)	6	6	pF	$f = 1MHz$ $V_1 = OV@25^{\circ}C$
Co	Output Capacitance	10	. 10	pF	$f=1MHz \ V_1=OV@25^{\circ}C$

Notes: (1) AC Test Conditions: input voltage swings =+.4V to 2.4V, input rise and fall times = 20 nsec; measurement point on signals = 1.5V; and output load = 1 standard TTL load +100pF.

⁽²⁾ $V_{SS} = V_{DD} = OV$

⁽³⁾ Chip disabled





MOS Random Access Memory

MOSTEK

FEATURES:

☐ Direct TTL compatibility — all inputs and output

☐ Three-State Output

☐ Single supply: +5V

Fast access and cycle time: 275 ns

☐ Standard 16-pin DIP

Completely static: no clocks or refreshing required





The MOSTEK MK 4102-6 is a completely static 1024x1 bit random access memory circuit. It is constructed with N-channel silicon gate depletion mode technology.


All inputs are directly compatible with TTL circuitry. The output of the memory is a three-state buffer. The high impedance "OFF" state coupled with the Chip Select (CS) input permits the construction of large memory arrays with a minimum of additional circuitry. The static operation requires very little system

overhead and makes the MK 4102-6 ideally suited to small and medium size memory applications.

The pin connections and functional operation are similar to MOSTEK's popular 1024×1 bit dynamic random access memory chips, the MK 4006 and the MK 4008. By eliminating the dynamic storage the refreshing is not required. This point, in conjunction with the direct TTL compatibility in and out of the memory chip, makes memory system design with the MK 4102-6 less complicated.







ABSOLUTE MAXIMUM RATINGS

Voltage on any pin relative to V _{ss}	–0.5V to 7V
Operating Temperature (Ambient)	0°C to 70°C
Storage Temperature (Ambient)	-55°C to +150°C

RECOMMENDED DC OPERATING CONDITIONS (0° C < T $_{\Delta}$ < 70° C)

	PARAMETER	MIN	MAX	UNITS	NOTES
V _{DD}	Supply Voltage	4.75	5.25	volts	
V _{SS}	Supply Voltage	0	0	volts	
V _{IH}	Input Voltage, Logic 1	2.2	5.25	volts	
V _{IL}	Input Voltage, Logic 0	0	.65	volts	

RECOMMENDED AC OPERATING CONDITIONS (0° C < T $_{A}$ < 70° C)


•	PARAMETER	MIN	MAX	UNITS	NOTES
t _{RC}	Read Cycle	275		nsec	
twc	Write Cycle	275		nsec	
t _{WP}	Write Pulse Width	200		nsec	
t _{AW}	Address to Write Pulse Delay	0		nsec	
t _{DS}	Data Set-Up Time	175		nsec	
t _{DH}	Data Hold Time	50		nsec	
t _{cw}	Chip Select Pulse Width	175		nsec	
t _{WA}	Write Pulse To Address Delay	50	50	nsec	Write Cycle
t _{ACR}	Address to Chip Select Delay		125	nsec	Read Cycle
t _{OH}	Output Hold Time	50		nsec	Chip Must Remain Selected
t _{ACW}	Address to Chip Select Delay		50	nsec	Write Cycle


DC ELECTRICAL CHARACTERISTICS (V $_{DD}\!^{=}$ +5V \pm 5%, V $_{SS}$ = 0V, 0° C < T $_{A}$ < 70° C)

	PARAMETER	MIN	MAX	UNITS	NOTES
I _{DD}	Supply Current		80	mA	output open
I _{LI}	Input Leakage Current		10	μ Α	V _{IN} = OV to 5.25 V
I _{LO}	Output Leakage Current		10	μΑ	V _O = 0.4V to 5.25V
V _{OH}	Output Voltage, Logic 1	2.2		volts	I _{OH} = -100 μA
V _{OL}	Output Voltage, Logic 0		.40	volts	I _{OL} = +3.2 mA

AC ELECTRICAL CHARACTERISTICS (V $_{DD} = +5 V \pm \, 5\%$, V $_{SS} \, = 0 V$, $0^{\circ} \, C < T_{A} \, < 70^{\circ} \, C)$

	PARAMÉTER	MIN	MAX	UNITS	NOTES
t _{ACC}	Access Time		275	nsec	
t _{cs}	Chip Select Time		150	nsec	Address stable for T ARC
t _{CD}	Chip Deselect Time		100	nsec	
Cı	Input Capacitance (Any Input)		5	pF	f = 1MHz V ₁ = 0V@25°C
c _o	Output Capacitance		10	pF	f = 1MHz Vı =0V@25°C





4096 x 1 BIT DYNAMIC

MOS Random Access Memory

MOSTEK

FEATURES:

- ☐ Standard 16-pin DIP
- ☐ Inputs protected against static charge
- □ All inputs TTL compatible, except RAS
- On-chip latches for addresses, chip select, and data in
- ☐ Three-state TTL compatible output
- ☐ Chip select decode does not add to access time
- Output data latched and valid into next cycle
- ☐ Read and write cycles of 500 nsec
- ☐ Access times of 350 nsec
- ☐ Low power: active power under 300 mW standby power under .6mW
- □ No power-up sequence required




The MK 4200 is a 4096 x 1 bit dynamic random access memory circuit fabricated with MOSTEK's special Self-Alligned, Poly-Interconnect. N-Channel (SPIN) process to minimize cell area and optimize circuit performance. The single transistor cell uses a dynamic storage technique and each of the 64 row addresses requires refreshing every 2 milliseconds.


A unique multiplexing and latching technique for the address inputs permits the MK 4200 to be packaged in a standard 16-pin DIP on 0.3 each centers. This package size provides high system bit densities and is compatable with widely available automated testing and insertion equipment.


System oriented features on the MK 4200 include very low standby power dissipation, direct interfacing capability with TTL, 6 instead of 12 address lines to drive, on-chip registers which can eliminate the need for interface registers, input logic levels selected to optimize the noise immunity, and two chip select methods to allow the user to determine the speed/power characteristics of his memory system.

ADDRESSING:

The 12 address bits required to decode 1 of 4096 cell locations are multiplexed onto the 6 address pins and latched into the on-chip row and column address latches. The Row Address Strobe (RAS) latches the 6 row address bits into the chip. The Column Address Strobe (CAS) latches the 6 column address bits plus Chip Select (CS) into the chip. Since the Chip Select signal is not required until well into the cycle, its decoding time does not add to the system access or cycle time.







ABSOLUTE MAXIMUM RATINGS*

Voltage on any pin relative to V _{BB}	0.5V to +25.0V
Operating Temperature (Ambient)	. 0° C to 70° C
Storage Temperature (Ambient)	55 °C to 150°C

RECOMMENDED DC OPERATING CONDITIONS

$$(0^{\circ} \leqslant T_{A} \leqslant 70^{\circ} C)$$

	PARAMETER	MIN	TYP	MAX	UNITS	NOTES
V _{DD}	Supply Voltage	11.4	12.0	12.6	volts	1
V _{cc}	Supply Voltage	V _{ss}	5.0	V _{DD}	volts	1,6
V _{ss}	Supply Voltage	0	0	0	volts	1
V _{BB}	Supply Voltage	-4.5	-5.0	-5.5	volts	1
V _{IH}	Logic 1 Voltage all inputs except CAS, WRITE	2.4	5.0	7.0	volts	1,8
V _{IL}	Logic 0 voltage, all inputs	-1.0	0	.8	volts	1,8
V _{IHC}	Logic 1 Voltage CAS WRITE	2.7	5.0	7.0	volts	1,8
V _{IHR}	Logic 1 Voltage, RAS input	V _{DD} - 1	12.0	V _{DD} + 1	volts	1
V _{ILR}	Logic 0 Voltage, RAS input	-1.0	0.0	+0.6	volts	1

DC ELECTRICAL CHARACTERISTICS

$$(0 \,{}^{\circ}\text{C} \leqslant \text{T}_{A} \leqslant 70 \,{}^{\circ}\text{C}) \, (\text{V}_{DD} = 12.0 \,\text{V} \pm 5\%; \, \text{V}_{CC} = 5.0 \,\text{V} \pm 10\%; \, \text{V}_{SS} = 0. \,\text{V}, \, \text{V}_{BB} = -5.0 \,\text{V} \pm 10\%)$$

	PARAMETER	MIN	MAX	UNITS	NOTES
I _{DDI}	Average V _{DD} Power Supply Current		25	mA	10
Icc	V _{CC} Power Supply Current			mA	3
I _{BB}	Average V _{BB} Power Supply Current		75	μΑ	
I _{DD2}	Standby V _{DD} Power Supply Current	·	50	μΑ	5
(L)	Input Leakage Current (any input)		10	μΑ	4
1 _{0 (L)}	Output Leakage Current		10	μΑ	5
V _{ОН}	Output Logic 1 Voltage @ Tou: = -5 mA	2.4		volts	
V _{OL}	Output Logic 0 Voltage @ I out - 2 mA		0.4	volts	

^{*}Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

AC ELECTRICAL CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDITIONS 14 (0 °C \leq T $_{A}$ \leq $\,$ 70 ° C) (V $_{DD}$ = 12.0V \pm 5%; V $_{CC}$ =5.0V \pm 10%, V $_{SS}$ = OV, V $_{BB}$ = -5.0V \pm 10%)

	PARAMETER	MIN	MAX	UNITS	NOTES
t _{RC}	Random Read or Write Cycle Time	500		nsec	9, 12, 16
t _{RAC}	Access Time from Row Address Strobe	-	350	nsec	9
tcac	Access Time from Column Address Strobe		200	nsec	11
toff	Output Buffer Turn-Off Delay	0	100	nsec	
t _{RP}	Row Address Strobe Precharge Time	150		nsec	
t _{RCL}	Row to Column Strobe Lead Time	110	150	nsec	11,15
t _{CPW}	Column Address Strobe Pulse Width	200		nsec	
t _{AS}	Address Set-Up Time	0	, 12 , 84 , 8	nsec	
t _{AH}	Address Hold Time	100		nsec	
t _{CH}	Chip Select Hold Time	100		nsec	
t _T	Rise And Fall Times	5	50	nsec	13
t _{RCS}	Read Command Set-Up Time	0		nsec	
t _{RCH}	Read-Command Hold Time	0		nsec	
t _{wch}	Write Command Hold Time	150		nsec	2
t _{WP}	Write Command Pulse Width	150		nsec	
t _{CRL}	Column To Row Strobe Lead Time	-50	+50	nsec	
t _{CWL}	Write Command to Column Strobe Lead Time	200		nsec	7
t _{DS}	Data In Set-Up Time	0 .		nsec	7
t _{DH}	Data In Hold Time	150		nsec	7
t _{RFSH}	Refresh Period		2	msec	
t _{MOD}	Modify Time	0	10	μsec	

AC ELECTRICAL CHARACTERISTICS 14

$$(0 \,{}^{\circ}\text{C} \leqslant \text{T}_{\text{A}} \leqslant 70 \,{}^{\circ}\text{C}) \,\,(\text{V}_{\text{DD}} = 12.0\text{V} \pm 5\%,\, \text{V}_{\text{CC}} = 5.0 \pm 10\%,\, \text{V}_{\text{SS}} = 0\text{V},\, \text{V}_{\text{BB}} = -5.0\text{V} \pm 10\%)$$

	PARAMÈTER	TYP	MAX	UNITS	NOTES
C _{I1}	Input Capacitance (A ₀ – A ₅)	6	10	pF	
C ₁₂	Input Capacitance (RAS CAS, D _{IN,} WRITE, CS)	4	7	pF	
C ₀	Output Capacitance (D _{OUT})	5	8	pF	

NOTES

All voltages referenced to $V_{\!SS}\,$. Write Command Hold Time is important only when performing normal random write cycles. During read-write or read modify-write cycles, the Write Command Pulse Width is the limiting parameter.

Depends upon output loading. The \bigvee_{C} supply is connected to the output buffer only.

All device pins at 0 volts except V_{BB} at -5 volts and pin under test which is at +10 volts. 4.

Output disabled by chip select input.

Output voltage will swing from V_{SS} to V_{CC} if $V_{CC} \le V_{DD} - 4$ volts. If $V_{CC} > V_{DD} - 4$ volts. output will swing from V_{SS} to approx. $V_{DD} - 4$ volts. These parameters are referenced to the \overline{CAS} leading edge in random write cycle operation and to the \overline{WRITE} leading edge

in read-write or read-modify-write cycles.

8. Input voltages greater than TTL levels (O to 5V) require device operation at reduced speed.

- Assumes that t $_{RCL}$ + t $_{T}$ \leq t $_{RCL}$ (max.). If t $_{RCL}$ (max.) then t $_{RC}$ and t $_{RAC}$ will be longer by the amount t $_{RCL}$ + t $_{T}$ exceeds t $_{RCL}$ (max.).
- Current is proportional to speed with maximum current measured at fastest cycle rate.
- Assumes t $_{RCL} + t_{T} \ge t_{RCL}$ (max). If not, the access time is controlled by t_{RAC} .
- Minimum cycle time is limited by the rise and fall times of the RAS input.
- Rise and fall time measured between V_{IH} and V_{IL} .
- Assumes $t_T = 10$ nsec.
- 15. Max. limit is specified to achieve min. access time
- 16. Does not account for t_T.

DATA INPUT/OUTPUT

Data to be written into a selected cell is <u>latched</u> into an on-chip register by a combination of WRITE and CAS. The last of these signals making its negative transition is the strobe for the Data In register. This permits several options in the write timing. In a write cycle, if the WRITE inputs are brought low prior to CAS, the Data In is strobed by CAS and the set-up and hold time are referenced to this signal. If the cycle is to be a read-write cycle, or read-modify-write cycle, then the WRITE input will not go to a logic 0 until after access time. But now, because CAS is already at a logic 0, the Data In is strobed in by WRITE and the set-up and hold time are referenced to it.

At the beginning of a memory cycle the state of the Data Out Latch and buffer depend on the previous memory cycle. If during the previous cycle the chip was unselected, the output buffer will be in its opencircuit condition. If the previous cycle was a read, read-write, or read-modify-write cycle and the chip was selected, then the output latch and buffer will contain the data read from the selected cell. This output data is the same polarity (not inverted) as the input data. If the previous cycle was a write cycle (WRITE active low before access time) and the chip was selected, then the output latch and buffer will contain a logic 1, Regardless of the state of the output it will remain valid until CAS goes negative. At that time the output will unconditionally go to its open-circuit state. It will remain open circuit until access time. At access time the output will assume the proper state for the type of cycle performed. If the chip is unselected, it will not accept a WRITE command and the output will remain in the open-circuit state.

INPUT/OUTPUT LEVELS

All inputs to the MK 4200 (except RAS) will interface with TTL. The high impedance, low capacitance input characteristics simplify input driver selection by allowing use of standard logic elements rather than specially designed driver elements. Even though the inputs may be driven directly by TTL gates, pull-up or termination resistors are normally required in a system to prevent ringing of the input signals due to line inductance and reflections. In high speed memory systems, transmission line techniques must be employed on the signal lines to achieve optimum system speeds. Series rather than parallel terminations may be employed at some degradation of system speed.

The RAS input has been specially designed so that very little steady state (D.C.) power is dissipated by the MK 4200 while in standby operation. In doing this, the RAS input requires a high level signal to activate the chip. The ROW ADDRESS STROBE input driver must be able to charge the capacitance load of the RAS input from within 0.6 volt of $\rm V_{SS}(0V)$ to within 1 volt of $\rm V_{DD}$ (+12V) in 50 nanoseconds.

The three-state output buffer is a low impedance to V_{CC} for a logic 1 and a low impedance to V_{SS} , for a logic 0. The resistance to V_{CC} is 500-ohms maximum and 150-ohms, typically. The resistance to V_{SS} is 200-ohms maximum and 100-ohms typically. The separate V_{CC} pin allows the output buffer to be powered from the supply voltage of the logic to which the chip is interfaced. During battery standby operation the V_{CC} pin may be unpowered without affecting the MK 4096P refresh operation. This allows all system logic except the RAS/CAS timing circuitry and the refresh address logic to be turned off during battery standby to conserve power.

REFRESH


Refresh of the cell matrix is accomplished by performing a memory cycle at each of the 64 row


addresses every 2 milliseconds or less. Any read cycle refreshes the selected row, regardless of the state of the Chip Select. A write, read-write, or read-modify-write cycle also refreshes the selected row, but the chip should be unselected to prevent writing data into the selected cell.


POWER DISSIPATION/STANDBY MODE


Most of the circuitry used in the MK 4200 is dynamic and draws power only as the result of an address strobe edge. Because the power is not drawn during the whole time the strobe is active, the dynamic power is a function of operating frequency. The power is 120mW at a 1µsec cycle time for the MK 4200P with a worst case power of less than 320 mW at a 500 nsec cycle time. To reduce the overall system power the Row Address Strobe (RAS) must be decoded and supplied to only the selected chips. The CAS must be supplied to all chips (to turn off the unselected out-puts). But those chips that did not receive a RAS will not dissipate any power on the CAS edges, except for that required to turn off the output. If the RAS is decoded and supplied to the selected chips, then the Chip Select input of all chips can be at a logic 0. The chips that receive a CAS but no RAS will be unselected (output opencircuited) regardless of the Chip Select input.


The current waveforms for the current drawn from the V $_{\rm DD}$ and V $_{\rm BB}$ supplies are shown in Figure A. Since the current is pulsed, proper power distribution and bypassing techniques are required to maintain system power supply noise levels at an acceptable level. Low inducatance supply lines for V $_{\rm DD}$ and V $_{\rm SS}$ are desirable. A minimum of one 0.01 microfarad, low inductance, bypass capacitance per two MK 4200P devices and one 6.8 microfarad electrolytic capacitor per eight MK 4200P devices on each of the V $_{\rm DD}$ and V $_{\rm BB}$ supply lines is desirable.











4096 x 1 BIT DYNAMIC

MOS Random Access Memory

MOSTEK

FEATURES:

- ☐ Standard 16-pin DIP
- □ Inputs protected against static charge
- ☐ All inputs TTL compatible, except RAS
- ☐ On-chip latches for addresses, chip select, and data in
- □ Three-state TTL compatible output
- Chip select decode does not add to access time
- ☐ Output data latched and valid into nex't cycle
- ☐ Read and write cycles of 425 nsec
- ☐ Access times of 300 nsec
- □ Low power: active power under 380 mW
 - standby power under .6 mW
- No power-up sequence required




The MK 4200 is a 4096 x 1 bit dynamic random access memory circuit fabricated with MOSTEK's special Self-Alligned, Poly-Interconnect, N-Channel (SPIN) process to minimize cell area and optimize circuit performance. The single transistor cell uses a dynamic storage technique and each of the 64 row addresses requires refreshing every 2 milliseconds.


A unique multiplexing and latching technique for the address inputs permits the MK 4200 to be packaged in a standard 16-pin DIP on 0.3 each centers. This package size provides high system bit densities and is compatible with widely available automated testing and insertion equipment.


System oriented features on the MK 4200 include very low standby power dissipation, direct interfacing capability with TTL, 6 instead of 12 address lines to drive, on-chip registers which can eliminate the need for interface registers, input logic levels selected to optimize the noise immunity, and two chip select methods to allow the user to determine the speed/power characteristics of his memory system.

ADDRESSING:

The 12 address bits required to decode 1 of 4096 cell locations are multiplexed onto the 6 address pins and latched into the on-chip row and column address latches. The Row Address Strobe (RAS) latches the 6 row address bits into the chip. The Column Address Strobe (CAS) latches the 6 column address bits plus Chip Select (CS) into the chip. Since the Chip Select signal is not required until well into the cycle, its decoding time does not add to the system access or cycle time.







ABSOLUTE MAXIMUM RATINGS *

Voltage on any pin relative to V _{PP}	 0.5V to +25.0V
Operating Temperature (Ambient)	 0° C to 70°C
Storage Temperature (Ambient)	

RECOMMENDED DC OPERATING CONDITIONS

 $(0^{\circ} \leqslant T_A \leqslant 70^{\circ}C)$

	PARAMETER	MIN	TYP	MAX	UNITS	NOTES
V _{DD}	Supply Voltage	11.4	12.0	12.6	volts	1
V _{cc}	Supply Voltage	V _{ss}	5.0	V _{DD}	volts	1,6
V _{ss}	Supply Voltage	0	0	0	volts	1
V _{BB}	Supply Voltage	-4.5	-5.0	-5.5	volts	1
V _{IH}	Logic 1 Voltage, all inputs except CAS, WRITE	2.4	5.0	7.0	volts	1,8
V _{IL}	Logic 0 voltage, all inputs	-1.0	0	.8	volts	1,8
V _{IHC}	Logic 1 Voltage CAS, WRITE	2.7	5.0	7.0	volts	1,8
V _{IHR}	Logic 1 Voltage, RAS input	V _{DD} -1	12.0	V _{DD} +1	volts	1
V _{ILR}	Logic 0 Voltage, RAS input	-1.0	0.0	+0.6	volts	1

DC ELECTRICAL CHARACTERISTICS

 $(0^{\circ} \text{C} \le \text{T}_{A} \le 70^{\circ} \text{C}) \text{ (V}_{DD}^{=3} 12.0 \text{V} \pm 5\%; \text{V}_{CC} = 5.0 \text{V} \pm 10\%; \text{V}_{SS} = 0.\text{V}, \text{V}_{BB} = -5.0 \text{V} \pm 10\%)$

	PARAMETER	MIN	MAX	UNITS	NOTES
I _{DDI}	Average V _{DD} Power Supply Current		30	mA	10
I _{cc}	V _{CC} Power Supply Current			mA	3
I BB	Average V _{BB} Power Supply Current		75	μΑ	
I DD2	Standby V _{DD} Power Supply Current		50	μΑ	5
I _{I(L)}	Input Leakage Current (any input)		10	μΑ	4
1 _{0(L)}	Output Leakage Current		10	μΑ	5
V _{OH}	Output Logic 1 Voltage @ Iout = -5mA	2.4		volts	
V _{OL}	Output Logic 0 Voltage @ Tout = 2 mA	-	0.4	volts	

^{*}Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

AC ELECTRICAL CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDITIONS 14 (0 $^{\circ}$ C $_{\odot}$ T $_{A}$ $_{\odot}$ 70 $^{\circ}$ C) (V $_{DD}$ = 12.0V $_{\pm}$ 5%; V $_{CC}$ = 5,0V $_{\pm}$ 10%, V $_{SS}$ = 0V, V $_{BB}$ = -5.0V $_{\pm}$ 10%)

	PARAMETER	MIN	MAX	UNITS	NOTES
t _{RC}	Random Read or Write Cycle Time	425		nsec	9, 12, 16
t _{RAC}	Access Time from Row Address Strobe		300	nsec	9
t _{CAC}	Access Time from Column Address Strobe		165	nsec	11
t _{OFF}	Output Buffer Turn-Off Delay	0	80	nsec	
t _{RP}	Row Address Strobe Precharge Time	125		nsec	
t _{RCL}	Row to Column Strobe Lead Time	90	135	nsec	11,15
t _{CPW}	Column Address Strobe Pulse Width	165		nsec	
t _{AS}	Address Set-Up Time	0		nsec	
t _{AH}	Address Hold Time	80		nsec	
t cH	Chip Select Hold Time	100		nsec	
t _T	Rise And Fall Times	5	50	nsec	13
t _{RCS}	Read Command Set-Up Time	0		nsec	
t _{RCH}	Read Command Hold Time	0		nsec	
t _{WCH}	Write Command Hold Time	130		nsec	2
t _{WP}	Write Command Pulse Width	130		nsec	
t _{CRL}	Column To Row Strobe Lead Time	-40	+40	nsec	
t _{CWL}	Write Command to Column Strobe Lead Time	165		nsec	7
t _{DS}	Data In Set-Up Time	0		nsec	7
t _{DH}	Data In Hold Time	130		nsec	7
t _{RFSH}	Refresh Period		2	msec	
t _{MOD}	Modify Time	0	10	μsec	

AC ELECTRICAL CHARACTERISTICS 14 $(0 \,{}^{\circ}\text{C} \le T_A \le 70 \,{}^{\circ}\text{C}) \, (V_{DD} = 12.0 \,{}^{\vee} \pm 5\%, \, V_{CC} = 5.0 \pm 10\%, \, V_{SS} = 0 \,{}^{\vee}, \, V_{BB} = -5.0 \,{}^{\vee} \pm 10\%)$

	PARAMETER	TYP	MAX	UNITS	NOTES
C _{I1}	Input Capacitance (A ₀ - A ₅)	6	10	PF	
C ₁₂	Input Cap <u>acitanc</u> e (RAS CAS, D _{IN} WRITE CS)	4	7	pF	
Co	Output Capacitance (D _{OUT})	5	8	PF	

NOTES:

- All voltages referenced to $V_{\mbox{\scriptsize SS}}$.
- Write Command Hold Time is important only when performing normal random write cycles. During read-write or read modify-write cycles, the Write Command Pulse Width is the limiting parameter.
- Depends upon output loading. The V_{CC} supply is connected to the output buffer only. 3
- All device pins at 0 volts except V_{BB} at -5 volts and pin under test which is at +10 volts.
- Output disabled by chip select input.
- Output voltage will swing from V_{SS} to V_{CC} if $V_{CC} \le V_{DD} 4$ volts. If $V_{CC} > V_{DD} 4$ volts. output will swing from V_{SS} to approx. $V_{DD} 4$ volts. These parameters are referenced to the \overline{CAS} leading edge in random write cycle operation and to the \overline{WRITE} leading edge
- 7 in read-write or read-modify-write cycles.
- Input voltages greater than TTL levels (O to 5V) require device operation at reduced speed.
- Assumes that t $_{RCL}$ + t_{T} \leq t_{RCL} (max.). If t_{RCL} (max.) then t_{RC} and t_{RAC} will be longer by the
- amount t RCL + tT exceeds tRCL (max.)

 10. Current is proportional to speed with maximum current measured at fastest cycle rate.
- 11. Assumes t RCL + tT ≥ t_{RCL} (max.). If not, the access time is controlled by t_{RAC}.
- 12. Minimum cycle time is limited by the rise and fall times of the RAS input.
- 13. Rise and fall time measured between V_{IH} and V_{II} .
- 14. Assumes $t_T = 10$ nsec.
- 15. Max. limit is specified to achieve min. access time
- 16. Does not account for t T.

DATA INPUT/OUTPUT

Data to be written into a selected cell is latched into an on-chip register by a combination of WRITE and CAS. The last of these signals making its negative transition is the strobe for the Data In register. This permits several options in the write timing. In a write cycle, if the WRITE inputs are brought low prior to CAS, the Data In is strobed by CAS and the set-up and hold time are referenced to this signal. If the cycle is to be a read-write cycle, or read-modify-write cycle, then the WRITE input will not go to a logic 0 until after access time. But now, because CAS is already at a logic 0, the Data In is strobed in by WRITE and the set-up and hold time are referenced to it.

At the beginning of a memory cycle the state of the Data Out Latch and buffer depend on the previous memory cycle. If during the previous cycle the chip

was unselected, the output buffer will be in its opencircuit condition. If the previous cycle was a read, read-write, or read-modify-write cycle and the chip was selected, then the output latch and buffer will contain the data read from the selected cell. output data is the same polarity (not inverted) as the input data. If the previous cycle was a write cycle (WRITE active low before access time) and the chip was selected, then the output latch and buffer will contain a logic 1. Regardless of the state of the output it will remain valid until CAS goes negative. At that time the output will unconditionally go to its open-circuit state. It will remain open circuit until access time. At access time the output will assume the proper state for the type of cycle performed. If the chip is unselected, it will not accept a WRITE command and the output will remain in the open-circuit state.

INPUT/OUTPUT LEVELS

All inputs to the MK 4200 (except RAS) will interface with TTL. The high impedance, low capacitance input characteristics simplify input driver selection by allowing use of standard logic elements rather than specially designed driver elements. Even though the inputs may be driven directly by TTL gates, pull-up or termination resistors are normally required in a system to prevent ringing of the input signals due to line inductance and reflections. In high speed memory systems, transmission line techniques must be employed on the signal lines to achieve optimum system speeds. Series rather than parallel terminations may be employed at some degradation of system speed.

The RAS input has been specially designed so that very little steady state (D.C.) power is dissipated by the MK 4200 while in standby operation. In doing this, the RAS input requires a high level signal to activate the chip. The ROW ADDRESS STROBE input driver must be able to charge the capacitance load of the RAS input from within 0.6 volt of V_{SS} (0V) to within 1 volt of V_{DD} (+12V) in 50 nanoseconds.

The three-state output buffer is a low impedance to V_{CC} for a logic 1 and a low impedance to V_{SS} , for a logic 0. The resistance to V_{CC} is 500-ohms maximum and 150-ohms, typically. The resistance to V_{SS} is 200-ohms maximum and 100-ohms typically. The separate V_{CC} pin allows the output buffer to be powered from the supply voltage of the logic to which the chip is interfaced. During bettery standby operation the V_{CC} pin may be unpowered without affecting the MK 4096P refresh operation. This allows all system logic except the RAS/CAS timing circuitry and the refresh address logic to be turned off during battery standby to conserve power.

REFRESH


Refresh of the cell matrix is accomplished by performing a memory cycle at each of the 64 row


addresses every 2 milliseconds or less. Any read cycle refreshes the selected row, regardless of the state of the Chip Select. A write, read-write, or read-modify-write cycle also refreshes the selected row, but the chip should be unselected to prevent writing data into the selected cell.


POWER DISSIPATION/STANDBY MODE


Most of the circuitry used in the MK 4200 is dynamic and draws power only as the result of an address strobe edge. Because the power is not drawn during the whole time the strobe is active, the dynamic power is a function of operating frequency. The power is 120mW at a 1µsec cycle time for the MK 4200P with a worst case power of less than 360 mW at a 425 nsec cycle time. To reduce the overall system power the Row Address Strobe (RAS) must be decoded and supplied to only the selected chips. The CAS must be supplied to all chips (to turn off the unselected out-puts). But those chips that did not receive a RAS will not dissipate any power on the CAS edges, except for that required to turn off the output. If the RAS is decoded and supplied to the selected chips, then the Chip Select input of all chips can be at a logic 0. The chips that receive a CAS but no RAS will be unselected (output opencircuited) regardless of the Chip Select input.


The current waveforms for the current drawn from the V_{DD} and V_{BB} supplies are shown in Figure A. Since the current is pulsed, proper power distribution and bypassing techniques are required to maintain system power supply noise levels at an acceptable level. Low inducatance supply lines for V_{DD} and V_{SS} are desirable. A minimum of one 0.01 microfarad, low inductance, bypass capacitance per two MK 4200P devices and one 6.8 microfarad electrolytic capacitor per eight MK 4200P devices on each of the V_{DD} and V_{BB} supply lines is desirable.














THE F8 FROM MOSTEK...

A UNIVERSAL STANDARD MICROPROCESSOR

VERSATILE .. EFFICIENT .. COST EFFECTIVE

The ultimate goal, from F8 design concept through development and production, was to produce the most versatile, efficient, cost-effective microprocessor system available today. To accomplish this, five stringent parameters, based on user experience with other systems, were set forth as guidelines for the F8.

- Minimum Parts Count
- Cost Effectiveness
- Simple Peripheral Interfaces
- Easy Expansion through Modular Architecture
- Simplified Programming and Debugging

HOW WERE F8 GOALS MET?

By . . . unique system partitioning the system functions have been divided among the various circuits of the F8 family to provide sophisticated modularity. As a result, it is now possible to build a minimum microprocessor system with **only two devices.** To this system, PSU, RAM and I/O devices can be added to form medium size or memory intensive systems with a minimum use of external parts. And, finally, for


solving complex problems, the F8 devices can be connected as subsystems into a synergistic system of independent microprocessors.


By . . . incorporating the I/O structure on the chips so that the majority (95%) of the peripheral devices can be directly controlled without the need for special circuits. The trick is to accommodate the characteristics of a given peripheral device in the software. The I/O hardware structure includes a programmable timer, an efficient interrupt system and bidirectional I/O ports.

By . . . providing carefully thought out support software and hardware for generating and debugging microprograms.


WHAT IS THE RESULT?

... a complete family of LSI circuits that can be used as building blocks to construct versatile, efficient, cost effective systems from the most simple to the highly complex.







MK 3850 CENTRAL PROCESSING UNIT



MOSTEK's F8 Central Processing Unit (CPU) contains all of the functions of an ordinary central processor and adds some time and money saving features uniquely its own. For instance, the 64 bytes of scratchpad RAM memory already included on the F8 CPU eliminate the need for external RAM circuits in many applications. Clock and power-on-reset circuitry, normally requiring additional integrated circuit packages, are included on-chip. MOSTEK's CPU also contains 16 bits of fully bidirectional input and output lines internally latched (for storing output data) and capable of driving a standard TTL load.





MK 3851 PROGRAM STORAGE UNIT




It is important to note that MOSTEK's Program Storage Unit (PSU) is not just a conventional Read Only Memory. In addition to containing 1024 bytes of mask programmable ROM for program and constant storage, the F8 PSU includes the addressing logic for memory referencing, a Program Counter, an Indirect Address Register (the Data Counter) and a Stack Register. A complete vectored interrupt level, including an external interrupt line to alert the central processor, is provided All of the logic necessary to request, acknowledge and reset the interrupt is on the F8 PSU. The 8-bit Programmable Timer is especially useful for generating real time delays. The PSU has an additional 16 bits of TTL compatible, bidirectional, fully latched I/O lines.

Systems requiring more program storage may be expanded by adding more PSU circuits. For example, one F8 CPU and three F8 PSUs will produce a microprocessor system complete with 64 bytes of RAM, 3072 bytes of ROM, 64 I/O bits, three interrupt levels, and three programmable timers. This complete system will require only four IC packages.








MK 3852/MK 3853 MEMORY INTERFACE

For applications requiring more than the 64 byte RAM located on the CPU, two memory interface circuits are included in the F8 set. Each device generates the 16 address lines and the signals necessary to interface with up to 65K bytes of RAM, PROM or ROM memory. Either device may be used in conjunction with standard static semiconductor memory devices.

The Static Memory Interface (SMI) contains a full level of interrupt capability and a programmable timer. The Dynamic Memory Interface (DMI) contains all of the logic necessary to refresh MOS dynamic memories without degrading the system throughput time. The F8 DMI can also interface with static memories when desired.



MK 3854 DIRECT MEMORY ACCESS

MOSTEK's Direct Memory Access (DMA) device sets up a high speed data path to link F8 memory with peripheral electronics. The F8 DMA circuit, when working in conjunction with the F8 DMI, does not require overhead electronics to keep track of memory addresses; bytes transferred and handshaking signals. The data transfer is initiated by the CPU under program control. Once started, the DMA transfer will continue without CPU intervention. The CPU can sense the enable line of the DMA to determine the completion of a transfer. The entire DMA transfer will take place without halting the central processor.

F8 MICROPROCESSOR SYSTEMS

A TWO-CIRCUIT SYSTEM

The two-circuit F8 microprocessor is suitable for small data terminals, controllers, and specialty calculators. The keyboard is connected directly to the F8 I/O ports without special interfaces. Switch-bounce protection, rollover, and key encoding are all under software control. Software also decodes signals for LED readouts.

As an appliance controller, for example, the two-circuit system can perform all input-output sensing, actuating, timing, and computation operations. A system like the combination washing-machine-and-dryer controller in *Figure 1* requires more than 250 components when other microprocessor device sets are used, but with the F8 devices uses only 55 components, including 28 LEDs and the power semiconductor devices and relays used to control the motors. A set of custom circuits would also require about 50 parts, but initial engineering expense is heavy and severe penalties are incurred if changes are required. With the F8 system changes can be made by merely changing the program.




Fig. 1. Two-Circuit System

A MORE COMPLEX SYSTEM

The versatility of the F8 system is indicated by the traffic-light-controls system in *Figure 2*. The use of one CPU and two PSU circuits provides the designer with two timers, two interrupts, an onboard clock, onboard power-on reset, onboard switch decoding, and 48 bidirectional I/O bits. This system could be tied to vehicle detectors in the road, to monitor traffic for left-turn lanes as well as through-traffic flow in four directions. It would also react to interrupts from the pedestrian control buttons at each corner. There also is sufficient I/O capability to permit communication with and control of neighboring intersections and to allow the system to be operated manually or tested for proper operation.

Five F8 features are of particular interest for this type of application. One of the interrupts can eliminate the need for

such external circuits as a comparator to compare a count of the cars with a predetermined value to cause the light to change. (The CPU can handle the simple arithmetic of counting cars.) This interrupt also eliminates the need for continuous polling of traffic count by the microcomputer. The second interrupt would be ideal for permitting pedestrian control to override the automatic system. The internal clock, with an external crystal, can also control light routines.

The two timers permit simultaneous counting of delay for vehicle signals and flashing warning lights for pedestrians. The onboard power-on reset acts in case of power failure to start the system automatically when power is renewed. The bidirectional I/Os have built-in latches that eliminate the need for external latches for the job of "holding" commands for lights as well as the momentary commands provided by timers and sensors.




Fig. 2. Medium Complexity System

A MEMORY INTENSIVE SYSTEM

A typical application is a printing credit-verification terminal (Figure 3). Such a system requires high performance and yet must be low in cost if it is to reach a large market. Only four different F8 devices are required to handle a keyboard input, visual display, card reader, and printer as well as provide a

modem interface and memory interface for external RAM storage. This printing credit-verification system might be compared to a "bare mini-computer" in terms of utility, however, a detailed engineering evaluation would show that it costs less, has fewer parts and a more flexible I/O structure.




Fig. 3. Memory Intensive System

MULTI-MICROPROCESSOR SYSTEM

Figure 4 shows a specific application of the multi-processing concept as applied to a keyboard-to-floppy-disk system. Possibly this is the most cost-effective way of implementing this system, conservatively costing less than 50% of a conventional implementation. This system involves concurrent operation of three floppy disks, magnetic tape, CRT, keyboard, printer, and modem. While the low-speed devices (the keyboard, printer, and modem) can be adequately handled by the programmed I/O structure, the high-speed devices (disks, mag-

netic tape, and CRT) require separate F8 CPUs and PSUs.

This scheme provides simplicity of control, modularity, and freedom to expand. In this case, the units operating concurrently are: one magnetic-tape unit (25 μ s/byte); three floppy-disk units (32 μ s/byte each); and a CRT unit (71 μ s/byte). This combination requires an aggregate bandwidth of 0.1478 byte/ μ s. This is well within the F8's upper bandwidth limit of 0.5 byte/ μ s.




Fig. 4. Multi Microprocessor System

F8 INSTRUCTION SET SUMMARY

The F8 instruction set contains over 60 different instructions which may be subdivided into 10 categories: Accumulator, Scratchpad Register, Indirect Scratchpad Address Register, Memory Reference, Data Counter, Status Register, Program Counter, Branch, Interrupt Control and Input/Output instructions. Because 55% of the F8 instructions are only one byte long, programs are short and memory requirements significantly reduced. An alphabetic listing of the instructions is shown below. The following pages contain a complete description of the F8 instructions, including the cycle time. Each cycle is 2 μ s for a system with a 2 MHz clock frequency.

F8 ADDRESSING MODES

The F8 instruction set has eight modes of referencing either I/O, CPU registers or bulk memory.

Implied Addressing — The data for this one-byte instruction is implied by the actual instruction. For example, the POP instruction automatically implies that the content of the Program Counter will be set to the value contained in the Stack Register.

Direct Addressing — In these two-byte instructions, the address of the operand is contained in the second byte of the instruction. The Direct Addressing mode is used in the Input/Output class of instructions.

Short Immediate Addressing — Instructions whose addressing mode is Short Immediate have the instruction op code as the first four bits and the operand as the last four bits. They are all one-byte instructions.

Long Immediate Addressing - In these two-byte instructions, the first instruction byte is the op code and the second byte is the 8-bit operand.

Direct Register Addressing — This mode of addressing may be used to directly reference the Scratchpad Registers. By including the register number in the one-byte instruction, 12 of the 64 Scratchpad Registers may be referenced directly.

Indirect Register Addressing — All 64 Scratchpad Registers may be indirectly referenced, using the Indirect Scratchpad Register in the CPU. This 6-bit register, which acts as a pointer to the scratchpad memory, may either be incremented, decremented, or left unchanged while accessing the scratchpad register.

Indirect Memory Addressing — A 16-bit Indirect Address Register, the Data Counter, points to either data or constants in bulk memory. A group of one-byte instructions is provided to manipulate this area of memory. These instructions imply that the Data Counter is pointing to the desired memory byte. The Data Counter is self-incrementing, allowing for an entire data field to be scanned and manipulated without requiring special instructions to increment its content. The memory interface circuit contains two interchangeable data counters.

Relative Addressing — All F8 Branch Instructions use the relative addressing mode. Whenever a branch is taken, the Program Counter is updated by an 8-bit relative address contained in the second byte of the instruction. A branch may extend 128 locations forward or 127 locations back.

ALPHABETIC LIST OF INSTRUCTIONS

ADC	Add Data Counter with Accumulator	DCI	Load Data Counter Immediate	NI	Logical AND Accumulator Immediate
					•
Al	Add Immediate with Accumulator	DI	Disable Interrupt	NM	Logical AND Memory Accumulator
AM	Add Binary Accumulator with Memory	DS	Decrement Scratchpad Register	NOP	No Operation
AMD	Add Decimal Accumulator with Memory			NS	Logical AND Scratchpad and Accumulator
AS	Add Binary Accumulator with Scratchpad Register	EI	Enable Interrupt		
ASD	Add Decimal Accumulator with Scratchpad Register			OI	Logical OR Immediate
	, •	INC	Increment Accumulator	OM	Logical OR Memory with Accumulator
BC	Branch on Carry	IN	Input	OUT	Output
BF	Branch on False Condition	INS	Input Short	OUTS	Output Short
вм	Branch if Negative				
BNC	Branch if no Carry	JMP	Jump	PI	Push Program Counter into Stack Register
BNO	Branch if no Overflow	LI	Load Accumulator Immediate		Set Program Counter to New Location
BNZ	Branch if no Zero	LIS	Load Accumulator Short	PK	Push Program Counter into Stack Register
BP	Branch if Positive	LISL	Load ISAR - Lower 3 Bits		Set Program Counter from Scratchpad
BR	Absolute Branch	LISU	Load ISAR - Upper 3 Bits	POP	Put Stack Register into Program Counter
BR7	Branch if ISAR is not 7	LM:	Load Memory	SL	Shift Left
BT	Branch on True Condition	LNK	Link Carry into Accumulator	SR	· · · · - · ·
BZ	Branch on Zero Condition	LR	Load Register (5 Types)	ST	Shift Right
			Scratchpad	31	Store Memory
CI	Compare Immediate		Program Counter	XDC	Exchange Data Counters
CLR	Clear Accumulator		ISAR	ΧI	Exclusive OR Immediate
CM	Compare with Memory		Status	XM	Exclusive OR Accumulator with Memory
COM	Complement Accumulator		Data Counter	XS	Exclusive OR Accumulator with Scratchpad

ACCUMULATOR GROUP INSTRUCTIONS

OPERATION	MNEMONIC OP CODE	OPERAND	FUNCTION	MACHINE CODE	BYTES	CYCLES	OVF	STATU		-
ADD CARRY	LNK		ACC→(ACC) + CRY	19	1	1	1/0	1/0	1/0	1/0
ADD IMMEDIATE	Al	ii "	ACC→(ACC) + H'ii'	24ii	2	2.5	1/0	1/0	1/0	1/0
AND IMMEDIATE	NI	ii	ACC→(ACC) ∧ H'ii'	21 ii	2	2.5	0	1/0	0	1/0
CLEAR	CLR		ACC→H'00'	70	1	1	_	- ,	-	_
COMPARE IMMEDIATE	CI	ii	$H'ii' + (\overline{ACC}) + 1$	25 ii	2	2.5	1/0	1/0	1/0	1/0
COMPLEMENT	сом		ACC→(ACC) ⊕ H'FF'	18	1	1	0	1/0	0	1/0
EXCLUSIVE-OR IMMEDIATE	ΧI	ii	ACC ~ (ACC) ⊕ H'ii'	23 ii	2	2.5	0	1/0	0	1/0
INCREMENT	INC		ACC → (ACC) + 1	1F	1	1	1/0	1/0	1/0	1/0
LOAD IMMEDIATE	LI .	ii	ACC ← H'ii'	20ii	2	2.5	-	_	-	-
LOAD IMMEDIATE SHORT	LIS	i	ACC ~ H′0i′	· 7i	1	1	-	_	_ 1	_
OR IMMEDIATE	OI	ii	ACC→(ACC) ∨ H'ii'	2211	2	2.5	0	1/0	0	1/0
SHIFT LEFT ONE	SL,	1	SHIFT LEFT 1	13	1	1	0	1/0	0	1/0
SHIFT LEFT FOUR	SL	4	SHIFT LEFT 4	15	1	1	0	1/0	0	1/0
SHIFT RIGHT ONE	SR	1	SHIFT RIGHT 1	12	1	1	0	1/0	0	1
SHIFT RIGHT FOUR	SR	4	SHIFT RIGHT 4	14	1	1	0	1/0	0	1

BRANCH INSTRUCTIONS In all conditional branches $PC_0 - (PC_0) + 2$ if the test condition is not met. Execution is complete in 3.0 cycles.

OPERATION	MNEMONIC OP CODE	OPERAND	FUNCTION	MACHINE CODE	BYTES	CYCLES	OVF	STATU ZERO		
BRANCH ON CARRY	ВС	аа	$PC_0 - [PC_0] + 1] + H'aa' if CRY = 1$	82aa	2	3.5	_	_	_	_
BRANCH ON POSITIVE	ВР	aa	$PC_{O} \rightarrow [(PC_{O}) + 1] + H'aa' if SIGN = 1$	81aa	2	3.5	_	-	-	-
BRANCH ON ZERO	BZ	aa	$PC_0 - [(PC_0) + 1] + H'aa' \text{ if ZERO} = 1$	84aa	2	3.5	-	-	-	-
BRANCH ON TRUE	вт	taa	$PC_0 - [(PC_0) + 1] + H'aa'$ if any test is true	8taa	2	3.5	-	-	-	-
			$t = \text{TEST CONDITION}$ $2^{2} 2^{1} 2^{0}$ ZERO CRY SIGN							
BRANCH IF NEGATIVE	вм	aa	$PC_0 \leftarrow [(PC_0) + 1] + H'aa' \text{ if SIGN} = 0$	91aa	2	3.5	_	_	_	-
BRANCH IF NO CARRY	BNC	aa	$PC_0 \rightarrow [(PC_0) + 1] + H'aa' \text{ if CARRY} = 0$	92aa	2	3.5	-	_	- ,	-
BRANCH IF NO OVERFLOW	BNO	aa	$PC_0 - [(PC_0) + 1] + H aa' if OVF = 0$	98aa	2	3.5	-	-	_	_
BRANCH IF NOT ZERO	BNZ	aa	$PC_0 - [(PC_0) + 1] + H'aa' \text{ if ZERO} = 0$	94aa	2	3.5	-	_	-	_
BRANCH IF FALSE TEST	BF	taa	PCO (PCO) + 1] + H'aa' if all false test bits	9taa	2	3.5	_	_	_	-
			$t = \text{TEST CONDITION}$ $\begin{array}{c cccc} 2^3 & 2^2 & 2^1 & 2^0 \\ \hline \text{OVF ZERO CRY SIGN} \end{array}$							
BRANCH IF ISAR (LOWER) ≠ 7	BR7	aa	$PC_0 \rightarrow [(PC_0) + 1] + H'aa' \text{ if ISARL} \neq 7$ $PC_0 \rightarrow [PC_0) + 2 \text{ if ISARL} = 7$	8Faa	2	2.5 2.0	_	-	<u>-</u>	_
BRANCH RELATIVE	BR	aa	PC ₀ [(PC ₀) + 1] + H'aa'	90aa	2	3.5	-	-	-	-
JUMP*	JMP	aaaa	PC _O →H'aaaa'	29aaaa	3	5.5	-	-	-	-

^{1 *}Privileged instruction

MEMORY REFERENCE INSTRUCTIONS In all Memory Reference Instructions, the Data Counter is incremented DC→DC + 1.

OPERATION	MNEMONIC OP CODE	OPERAND	FUNCTION	MACHINE CODE	BYTES	CYCLES	OVF	STATU		
ADD BINARY	AM	Δ	ACC→(ACC)+[(DC)]	88	1	2.5	1/0	1/0	1/0	1/0
ADD DECIMAL	AMD	Д	$ACC \rightarrow (ACC) + [(DC)]$	89	1	2.5	1/0	1/0	1/0	1/0
AND	NM	A	ACC→(ACC)∧[(DC)]	8A	1	2.5	0	1/0	0	1/0
COMPARE	СМ	[0	(DC) + (\overline{ACC}) + 1	8D	1	2.5	1/0	1/0	1/0	1/0
EXCLUSIVE OR	XM		ACC→(ACC) ⊕ [(DC)]	8C	1	2.5	0	1/0	0	1/0
LOAD	LM	۵	ACC→[(DC)]	16	1	2.5	-		-	
LOGICAL OR	ОМ	Δ	ACC→(ACC)∨[(DC)]	8B	1	2.5	0	1/0	0	1/0
STORE	ST	(1	DC)→(ACC)	17	1	2.5	-	-	_	_

ADDRESS REGISTER GROUP INSTRUCTIONS

OPERATION	MNEMONIC OP CODE	OPERAND	FUNCTION	MACHINE CODE	BYTES	CYCLES	OVF	STATU		S SIGN
ADD 4. DATA COUNTED	ADC		DC→(DC) + (ACC)	8E	1	2.5	OVF	ZENU	Chi	31014
ADD to DATA COUNTER	ADC		DC=(DC) + (ACC)	OE	'	2.5				
CALL to SUBROUTINE*	PK		$PC_0U \leftarrow (r12); PC_0L \leftarrow (r13); PC_1 \leftarrow (PC_0)$	OC	1	4	-	_		_
CALL to SUBROUTINE IMMEDIATE	* * PI	aaaa	PC ₁ →(PC ₀); PC ₀ →H'aaaa	28aaaa	3	6.5		_	-	
EXCHANGE DC	XDC		$DC_0 \stackrel{*}{=} DC_1$	2C	1	2	_	-	_	_
LOAD DATA COUNTER	LR	DC,Q	DCU→(r14); DCL→(r15)	OF	1	4	-		_	_
LOAD DATA COUNTER	LR	DC,H	DCU→(r10); DCL→(r11)	10	· T	4	-	-	-	_
LOAD DC IMMEDIATE	DCI	aaaa	DC ◆ H'aaaa'	2Aaaaa	3	6	-	_	-	-
LOAD PROGRAM COUNTER	LR	PO,Q	PC ₀ U→(r14); PC ₀ L→(r15)	OD	1	4	-	· <u>-</u>	_ '	
LOAD STACK REGISTER	LR	P,K	PC ₁ U→(r12); PC ₁ L→(r13)	09	1	4	-		-	-
RETURN FROM SUBROUTINE*	POP		PC ₀ →(PC ₁)	1C	1	2 .	-	_	-	
STORE DATA COUNTER	LR	Q,DC	r14 → (DCU); r15 → (DCL)	OE	1	4	-	_		-
STORE DATA COUNTER	LR	H,DC	r10→(DCU); r11→(DCL)	11	· 1	4	-	-	-	-
STORE STACK REGISTER	LR	K,P	r12→(PC ₁ U); r13→(PC ₁ L)	08	1	4	-	-	_	_

SCRATCHPAD REGISTER INSTRUCTIONS (Refer to Scratchpad Addressing Modes)

OPERATION	MNEMONIC OP CODE	OPERAND	FUNCTION	MACHINE CODE	BYTES	CYCLES	OVF	STATU ZERO		
ADD BINARY	AS	r	ACC→(ACC) + (r)	· Cr	1	1	1/0	1/0	1/0	1/0
ADD DECIMAL	ASD	r	ACC→(ACC) + (r)	Dr	1	2	1/0	1/0	1/0	1/0
DECREMENT	DS	r	r←(r) + H'FF'	3r	1	1.5	1/0	1/0	1/0	1/0
LOAD	LR	A,r	ACC→(r)	4 r	1	1	-	-	_	-
LOAD	LR	A,KU	ACC→(r12)	00	1	1	-	-	-	_
LOAD	LR	A,KL	ACC→(r13)	01	1	1	-	_	-	
LOAD	LR	A,QU	ACC→(r14)	02	1 ,	1	-		_	_
LOAD	LR	A,QL	ACC→(r15)	03	1	1	_		-	-
LOAD	LR	r,A	r→(ACC)	5r	1	1		-	****	_
LOAD	LR	KU,A	r12 (ACC)	04	1	1	-		-	-
LOAD	LR	KL,A	r13 ← (ACC)	05	1.	1	-		-	
LOAD	LR	QU,A	r14 ~ (ACC)	06	1	1	. –	_		_
LOAD	LR	QL,A	r15 (ACC)	07	1	1	-	_	-	-
AND.	NS	r	$ACC \leftarrow (ACC) \land (r)$	Fr	1	1	0	1/0	0	1/0
EXCLUSIVE OR	xs	r .	ACC→(ACC) ⊕ (r)	Er	1	1	0	1/0	0	1/0

MISCELLANEOUS INSTRUCTIONS

OPERATION	MNEMONIC	OPERAND	FUNCTION	MACHINE	BYTES	CYCLES		STATU		
	OP CODE			CODE			OVF	ZERO	CRY	SIGN
DISABLE INTERRUPT	DI		RESET ICB	1A	1	2	_	. –		-
ENABLE INTERRUPT*	EI		SET ICB	1B	1	2			-	-
INPUT	IN	aa	ACC→(INPUT PORT aa)	26aa	2	4	0	1/0	0	1/0
INPUT SHORT	INS	а	ACC ←(INPUT PORT a)	Aa	1	4***	0	1/0	Q	1/0
LOAD ISAR	LR	IS,A	ISAR →(ACC)	ОВ	1	1	-	-		-
LOAD ISAR LOWER	LISL	а	ISARL←a	1101a**	1	1	-	_	-	
LOAD ISAR UPPER	LISU	а	ISARU→a	01100a**	1	1	-	-	-	_
LOAD STATUS REGISTER*	LR	W,J	W→(r9)	1D	1	2	1/0	1/0	1/0	1/0
NO-OPERATION	NOP		PC _O →(PC _O) + 1	2B	1	1	-	_	-	-
OUTPUT	OUT	aa	OUTPUT PORT aa-(ACC)	27aa	2	4	-	_	-	_
OUTPUT SHORT	OUTS	а	OUTPUT PORT a→(ACC)	Ва	1	4***	-	-	_	_
STORE ISAR	LR	A,IS	ACC→(ISAR)	0A	1	1	-		-	_
STORE STATUS REG	LR	J,W	r9 → (W)	1E	1	1	_		_	_

^{*}Privileged instruction

NOTES.

Each lower case character represents a Hexadecimal digit Each cycle equals 4 machine clock periods Lower case denotes variables specified by programmer

Function Definitions

-	is replaced by
()	the contents of
(-)	Binary "1"s complement of
+	Arithmetic Add (Binary or Decimal)
\oplus	Logical "OR" exclusive
٨	Logical "AND"
V	Logical "OR" inclusive
H' '	Hexadecimal digit

Register Names

Address Variable
Accumulator
Data Counter (Indirect Address Register)
Data Counter #0 (Indirect Address Register #0)
Data Counter #1 (Indirect Address Register #1)
Least significant 8 bits of Data Counter Addressed
Most significant 8 bits of Data Counter Addressed
Scratchpad Register #10 and #11
immediate operand
Interrupt Control Bit
Indirect Scratchpad Address Register
Indirect Scratchpad Address Register
Least Significant 3 bits of ISAR
Most Significant 3 bits of ISAR
Scratchpad Register #9

K	Registers #12 and #13
KL	Register #13
KU	Register #12
PC_0	Program Counter
$PC_{O}L$	Least Significant 8 bits of Program Counter
PC_0U	Most Significant 8 bits of Program Counter
PC ₁	Stack Register
PC ₁ L	Least Significant 8 bits of Program Counter
PC ₁ U	Most Significant 8 bits of Active Stack Register
a '	Registers #14 and #15
QL	Register #15
QU	Register #14
r	Scratchpad Register (any address thru 11)
W	Status Register
	-

Scratchpad Addressing Modes (Machine Code Format)

r = C	(Hexadecimal), Register Addressed by ISAR (Unmodified)
r = D	(Hexadecimal), Register Addressed by ISAR; ISARL Incremented
r = E	(Hexadecimal). Register Addressed by ISAR; ISARL Decremented
r = F	(No operation performed)
r = 0	(Hexadecimal), Register 0 thru 11 addressed directly from
thru B	the Instruction

Status Register

_	No change in condition
1/0	is set to "1" or "0" depending on conditions
CRY	Carry Flag
OVF	Overflow Flag
SIGN	Sign of Result Flag
ZERO	Zero Flag

^{**3-}bit octal digit

^{***2} machine cycles for CPU ports

POWER REQUIREMENTS: $V_{DD} = +5.0 \text{ V} \pm 5\%$; $V_{GG} = +12.0 \text{ V} \pm 5\%$; $V_{SS} = 0 \text{ V}$; $T_{A} = 0^{\circ}\text{C}$ to 70°C ; f = 2 MHz

PART TYPE	SYMBOL	PARAMETER	ТҮР	MAX	UNITS	TEST CONDITIONS (Outputs Unloaded) 2 MHz 2 MHz	
3850	I _{DD}	V _{DD} Current V _{GG} Current	30 15	80 25	mA mA		
3851	I _{DD}	V _{DD} Current V _{GG} Current	30 10	70 18	mA mA		
3852 3853	I _{DD}	V _{DD} Current V _{GG} Current	35 13	70 30	mA mA	2 MHz	
3854	I _{DD}	V _{DD} Current V _{GG} Current	20 15	40 28	mA mA	2 MHz	


SIGNAL ELECTRICAL

SPECIFICATIONS: $V_{DD} = +5.0 \text{ V } \pm 5\%; V_{GG} = +12.0 \text{ V } \pm 5\%; V_{SS} = 0 \text{ V; } T_{A} = 0^{\circ}\text{C to } 70^{\circ}\text{C; } f = 2 \text{ MHz}$

SIGNAL NAME (NUMBER, TYPE)	SOURCE OR RECEIVING DEVICE	V _{OH} MIN	V _{IH} MIN	V _{OL} MAX	V _{IL} MAX	LOAD
DATA BUS 8 INPUTS/OUTPUTS)	3850 3851 3852/3 3854	3.9	3.5	0.4	0.8	100 pF I _{SOURCE} = -100 μA I _{SINK} = 900 μA
CONTROL BUS 5 OUTPUTS)	3850	3.9		0.4		$100 \text{ pF, I}_{SINK} = 900 \mu A$ $I_{SOURCE} = -100 \mu A$
CONTROL BUS 5 INPUTS)1	3851 3852/3		3.5		0.8	
O PORTS 16 INPUTS/OUTPUTS)	3850 3851	2.9 (1 TTL) 3.9 (unloaded)	3.52	0.4	0.8	100 pF plus 1 H-TTL Load
CLOCK REFERENCE (INPUT)	3850		4.0	-	0.8	
SYSTEM CLOCKS PHI AND WRITE OUTPUTS)	3850	4.4		0.4		$100 \text{ pF, I}_{SINK} = 900 \mu A$ $I_{SOURCE} = -100 \mu A$
SYSTEM CLOCKS PHI AND WRITE INPUTS)	3851 3852/3 3854		4.0		0.8	
RESET (INPUT)	3850		3.52		0.8	$I_{IL} = 0.3 \text{ mA Max at } V_{IN} = V_{SS}$
NTERRUPT CONTROL BIT OUTPUT)	3850	3.9		0.4		50 pF plus 100 μA ISOURCE ^{or I} SINK
NTERRUPT REQUEST INPUT)	3850		3.52		0.8	$I_{IL} = 1$ mA Max at $V_{IN} = 0.4$
INTERRUPT REQUEST (OUTPUT)	3851 3853	OPEN DRAIN		0.4		100 pF plus I _{SINK} = 1 mA
EXTERNAL INTERRUPT INPUT)	3851 3853		3.5		1.2	
PRIORITY IN (INPUT)	3851 3853		3.5		0.8	
PRIORITY OUT (OUTPUT)	3851	3.9		0.4		50 pF plus 100 μA ISOURCE ^{or I} SINK
DBDR (OUTPUT)	3851	OPEN DRAIN ³		0.4		100 pF plus I _{SINK} = 2.5 mA
ADDRESS LINES and RAM WRITE (16 OUTPUTS)	3852/3 3854	4.0		0.4		500 pF plus 2 TTL Loads
REGDR (INPUT/OUTPUT)	3852/3	3.9	3.5	0.4	0.8	100 pF plus 1 H-TTL Load
CPU READ (OUTPUT)	3852/3	3.9		0.4		50 pF plus 1 H-TTL Load
MEM IDLE, CYCLE REO and CPU SLOT (OUTPUTS)	3852	3.9	-	0.4		50 pF plus 1 H-TTL Load
MEM IDLE (INPUT)	3854		3.5		0.8	·
enable, direction, transfer, dma write slot, strobe (outputs)	3854	3.9		0.4		50 pF plus 1 H-TTL Load
XFER REQ, P1,P2 (INPUTS)	3854		3.5		0.8	
LOAD REG, READ REG (INPUTS)	3854		3.5		0.8	

 $^{^{1}}$ 3854 receives two control signals from external decoding device. 2 Internal pull-up resistor to V_{DD} 3 External pull-up resistor required.

F8 Evaluation Kit



INTRODUCTION

With the advent of MOSTEK's F8 Central Processing Unit (MK 3850) and the accompanying Program Storage Unit (MK 3851), the age of "Minimum Hardware Systems" has truly arrived. Many applications for which the cost of microprocessors could not be justified heretofore are being re-evaluated in light of the F8 CPU.

The designer will find that the 64 bytes of read/write memory internal to the CPU and the 1024 bytes of non-volatile PSU memory are sufficient for many application programs. TTL compatible latched input/output ports are present on both chips and allow the designer to forget about the extra circuitry needed to make system peripherals "look like a memory location". An internal programmable interrupting timer is available so that valuable CPU processing time is not taken up by software timing loops. A simple RC circuit will generate system timing when tolerance is not extremely critical or a crystal may be used.

As an initial aid toward evaluating the power and flexibility of the F8 system, MOSTEK offers the F8 Evaluation Kit described herein. This manual concerns itself with the description and subsequent use of the kit which upon completion requires only a Teletype-like terminal and +5/+12 VDC power supplies. Immediate system intelligence is given by a firmware program residing in the PSU called the Designers Development Tool 1 or DDT-1. This program is described within and may be used in conjunction with the 1024 bytes of MK 4102 RAM memory to develop application programs for possible installation into a PSU later.

A sample user program is also provided to acquaint the designer with the F8 machine language. The program is discussed in detail from inception to execution thus allowing even the most inexperienced user to program the completed F8 Kit.

F8 EVALUATION KIT DESCRIPTION

As shown in Figure 1 the F8 Evaluation Kit is composed of the following:


CPU - (PSU - I SMI - S

Central Processing Unit Program Storage Unit Static Memory Interface 1024 bytes of static RAM

RAM - 1024 b Teletype interface

This configuration provides the user with a system having these features:


6.75 in. x 5.50 in. Printed Circuit Board 24 bits of I/O ports available to user 1024 bytes RAM Full duplex TTY interface (20mA loop) Crystal controlled clock Non-volatile operating system in PSU



The Designers Development Tool 1 (DDT-1) program resides in the Program Storage Unit (PSU) which is located in the low order 1K bytes of the memory space. Refer to the memory map in Figure 2. Partial decoding of the RAM address causes the 1024 bytes of static RAM to effectively exist in the second 1K bytes of memory as well as in each of the subsequent 1K bytes of memory.

Figure 3 (on pages 92 & 93) is a schematic of the F8 Evaluation Kit circuitry. The Basic clock oscillator and clock generation circuitry is contained in the CPU integrated circuit. A 2 MHz crystal determines the clock frequency for the CPU.

The MK 3853 Static Memory Interface (SMI) integrated circuit provides the necessary address and write signals for the 1K x 8 bit static RAM memory which is constructed with eight MK 4102 1K bit static RAMs.



As shown in Figure 4 which describes the F8 Kit port assignments, Port 0, Port 1, and Port 4 are available at the edge connector. Port 0 and Port 1 are CPU I/0 ports. Port 4 and Port 5 are PSU I/0 ports.


All eight bits of Port 0, Port 1, and Port 4 are available to the user.

The high order four bits of Port 5 are allocated for the full duplex Teletype interface circuitry. Bit 4 of Port 5 selects a 110 baud Teletype rate when not connected. This bit (Pin 45 on the edge connector) may be connected to ground to select a 300 baud rate. When operating at the 110 baud rate, an eleven bit TTY format is used (two stop bits). When operating at the 300 baud rate, a ten bit TTY format is used (one stop bit). Bit 5 of Port 5 is used to drive an external Teletype punched tape reader step circuit in order to read a single frame of punched tape at a time. Bit 6 of Port 5 is the Teletype printer data output. Approximately a 20mA current loop is established by the +12 VDC power supply and the 680 Ohm current limiting resistor in series with the TTL 7406 printer

F8 KIT PORT ASSIGNMENTS Port 0 B₇ B₆ B₅ B₄ B₃ B₂ B₁ (available to user) Port 1 B₇ B₆ B₅ B₄ B₃ B₂ B₁ (available to user) Port 4 B₇ B₆ B₅ B₄ B₃ B₂ B₁ B₀ (available to user) Port 5 В4 B₃ B₂ TTY I/0 Bit 4 **Baud Rate Select** floating = 110 grounded = 300 Bit 5 Relay Step Signal advance = 1 normal = 0Bit 6 Terminal Data Out mark = 1space = 0Bit 7 Terminal Data In mark = 1space = 0Figure 4

driver. Bit 7 of Port 5 is the Teletype keyboard serial input port. A transistor interface circuit provides signal conditioning for the Teletype keyboard signal.

Connections to the Teletype are made using a sixteen pin integrated circuit socket on the evaluation board. This socket, located in the upper right corner of the printed circuit board, is illustrated in Figure 5 showing the pins designated for Teletype connections.



Pins four and five of this socket form the current loop from the TTY keyboard. Pins six and seven drive the tape reader external step circuitry. Pins eleven and twelve drive the TTY printer. Note polarity markings on pins 5,6 and 12 in Figure 5.

Power requirements for the F8 Evaluation Kit board are given below.

POWER REQUIREMENTS

VOLTAGE

CURRENT

+12 VDC ± 5% +5 VDC ± 5% 120mA 750mA

The following table lists each pin of the edge connector and the signal present at that pin.

PCB EDGE CONNECTOR PIN ALLOCATION TABLE

Pin Number	Signal Name	Pin Number	Signal Name
1 35 7 9 11 15 15 17 22 27 29 33 35 37 39 41 45 47 49 55 57 59 61 62 63 67 69 71	+5 VDC +5 VDC NO CONNECTION PORT 1 BIT 0 PORT 1 BIT 1 PORT 1 BIT 2 PORT 1 BIT 3 PORT 1 BIT 5 PORT 1 BIT 6 PORT 1 BIT 7 NO CONNECTION NO CONNECTION ADDRESS BIT 15 ADDRESS BIT 14 ADDRESS BIT 12 ADDRESS BIT 11 ADDRESS BIT 11 ADDRESS BIT 10 ADDRESS BIT 10 ADDRESS BIT 10 ADDRESS BIT 8 NO CONNECTION PORT 5 BIT 4 PORT 5 BIT 3 PORT 5 BIT 2 PORT 5 BIT 1 PORT 5 BIT 1 PORT 5 BIT 1 PORT 5 BIT 1 PORT 5 BIT 0 NO CONNECTION TTY TAPE READER STEP (+) TTY KEYBOARD (—) TTY PRINTER (—) +12 VDC NO CONNECTION GND GND	2 4 6 8 10 12 14 16 18 20 22 24 26 28 30 32 34 36 38 40 42 44 46 48 50 52 54 56 60 62 64 66 68 70 72	+5 VDC +5 VDC NO CONNECTION PORT 0 BIT 0 PORT 0 BIT 1 PORT 0 BIT 2 PORT 0 BIT 3 PORT 0 BIT 5 PORT 0 BIT 6 PORT 0 BIT 7 NO CONNECTION EXTERNAL INTERRUPT ADDRESS BIT 7 ADDRESS BIT 6 ADDRESS BIT 5 ADDRESS BIT 4 ADDRESS BIT 3 ADDRESS BIT 2 ADDRESS BIT 1 ADDRESS BIT 1 ADDRESS BIT 2 ADDRESS BIT 7 PORT 4 BIT 7 PORT 4 BIT 7 PORT 4 BIT 6 PORT 4 BIT 6 PORT 4 BIT 5 PORT 4 BIT 1 PORT 4 BIT 0 NO CONNECTION +12 VDC +12 VDC NO CONNECTION GND GND

Pin 45 should be connected to ground (GND) for 300 baud operation. Pin 45 should not be connected for 110 baud operation.

TTY SOCKET PIN ALLOCATION TABLE

Pin Number	Signal Name
4	TTY Keyboard (–) TTY Keyboard (+)
5	TTY Keyboard (+)
6	TTY Reader Step (+)
7	TTY Reader Step (-)
11	TTY Printer (–)
12	TTY Printer (+)

DDT-1

The Designers Development Tool 1 (DDT-1) is a 1024 byte program residing in the non-volatile MK 3851 Program Storage Unit which provides the user with a completely self-contained operating system for the F8 Kit. Full duplex, selectable 110 or 300 baud rate I/0 drivers within DDT-1 enable the user to communicate with the microprocessor using a Teletype or CRT terminal. The program serves as convenient means for evaluating the F8 and the debugging of application programs. A summary of the commands accepted by DDT-1 is as follows:

- B Breakpoint (software) address
- C Copy memory arrays
- D Dump memory onto paper tape
- E Execute at specified address
- H Hexadecimal arithmetic operations
- L Load memory from paper tape
- M Memory content display and modify

- P Port content display and modify
- T Type memory content array

Several operational characteristics of DDT-1 should be noted by the user prior to exercising the program. The command request mode prints a period (.) upon RESET and awaits the keyin of a B,C,D,E,H,L,M,P, or T character. Correct response to a command is verified when the keyed character is printed followed by a space. Illegal command characters are also printed but the hexadecimal arithmetic (H) mode is entered through default. Depending upon the command, up to three numeric operand fields may be required. Each operand field is composed of one to four hexadecimal digits and is terminated by a comma except the last which ends with a carriage return. A numeric keyin error during an operand field entry may be corrected by re-keying the value as four digits to completely clear the erroneous number. A period (.) entered in the operand field causes DDT-1 to abort the current command and to await the next request.

BREAKPOINT

Breakpoint (control trap) address may be set to cause user program execution to halt at a specified location in the program and return control to DDT-1 for register and/or memory inspection.

FORMAT:

B aaaa

PROCEDURE:

- 1. Enter the character B from the keyboard.
- 2. Enter the address (aaaa) of the first byte of instruction at which control is to be intercepted in the user program.
- 3. Enter a carriage return (CR).

LR

QL,A

JMP

H'0005'

The above trap instruction sequence is then placed in the user's program beginning at the previously specified address (aaaa).

- 4. Enter user program execution address as described in the EXECUTE command section.
- A period (.) indicates control successfully encountered the breakpoint and the command mode has resumed.
- Working registers and/or memory may be inspected using the TYPE or MEMORY commands. Refer to the BREAKPOINT MEMORY DISPLAY MAP for the location of the desired register values.

NOTE:

- a. The four bytes of user code replaced by the trap instruction sequence are saved at command time and then restored when the breakpoint address is encountered by control.
- b. All registers and status except Register Q are preserved in the last available eighty bytes of RAM.
- The EXECUTE command always copies the RAM save area back into the appropriate registers.

BREAKPOINT MEMORY DISPLAY MAP

	0	1	2	3	4	5	6	7	8	9	Α	В	С	D	E	F
FFB —	XX	H'2A'	DC _{up}	DC _{lo}	H'0D'	BPA _{up}	вра _ю	UC ₁	UC ₂	UC3	UC ₄	PC1 _{up}	PC1 _{lo}	W	ACC	ISAR
FFC —	r0	r1	r2	r3	r4	r5	r6	r7	r8	(J) r9	rA) rB	rC (F	<) rD	DC _{up}	DClo
FFD —	r10	r11	r 12	r 13	r14	r15	r16	r17	r18	r19	r1A	r1 <u>B</u>	r1C	r1D	r1E	r1F
FFE —	r20	r21	r22	r23	r24	r25	r26	r27	r28	r29	r2A	r2B	r2C	-r2D	r2E	r2F
FFF —	r30	r31	r32	r33	r34	r35	r36	r37	r38	r39	r3A	r3B	r3C	r3D	r3E	r3F

unused by DDT-1. Note: FFB0

FFB1 - FFB4 user program's re-entry sequence set up by EXECUTE command.

FFB5 - FFB6 current BREAKPOINT ADDRESS requested by user. FFB7 - FFBA USER CODE replaced by the BREAKPOINT sequence.

FFBB - FFBC contents of PC1 at the time of BREAKPOINT.

FFBD

contents of Status Register W at the time of BREAKPOINT. **FFBE** contents of Accumulator (ACC) at the time of BREAKPOINT.

contents of Indirect Scratchpad Address Register (ISAR) at BREAKPOINT. **FFBF** FFC0 - FFFF contents of Scratchpad Registers r0 through r3F except Register Q (rE,rF).

FFCE- FFCF contents of Data Counter (DC) as received by an LR Q,DC instruction

at the time of BREAKPOINT thereby making Register Q volatile.

COPY

The contents of a block of memory may be copied into another area of memory beginning at a start address specified in the command format.

FORMAT:

C ssss,ffff,dddd

PROCEDURE:

- 1. Enter the character C from the keyboard.
- Enter the start address (ssss) and the finish address (ffff) of the block of memory that is to be copied into the new location. Enter the destination address (dddd) of the first byte of the block of memory data.
- 3. Enter a carriage return (CR) for the copy process to begin. The command mode then resumes.

DUMP

The contents of memory may be punched onto paper tape in the printable F8 assembler format.

FORMAT:

D ssss.ffff

PROCEDURE:

- 1. Enter the character D from the keyboard.
- 2. Enter the start address (ssss) and the finish address (ffff) of the memory block to be dumped in the assembler format.
- 3. Place the tape punch switch in the ON position.
- 4. Enter a carriage return (CR) from the Teletype keyboard.
- 5. Dump process may be terminated by pressing the RESET push button.

EXECUTE

The starting location of program execution may be specified anywhere within the range of the available memory.

FORMAT:

E ssss

PROCEDURE:

- 1. Enter the character E from the keyboard.
- 2. Enter the start address (ssss) in the format shown above.
- 3. Enter a carriage return (CR). Execution begins immediately at the specified address.

NOTE:

- a. The EXECUTE command always copies the RAM save area back into the appropriate registers.
- b. The Interrupt Control Bit (ICB) is set by bit 4 of byte FFBD.

HEXADECIMAL ARITHMETIC

The arithmetic routine will calculate the sums and differences of hexadecimal numbers that are less then 16 bits in size. All input and output number sequences are truncated to two eight bit bytes (i.e. 2E1C3 +0= E1C3).

FORMAT:

H a+b = result

or

H aaaa+bbbb-cccc = result

PROCEDURE:

- 1. Enter the character H from the keyboard.
- Enter the expression to be evaluated. This expression may be composed of single hexadecimal characters or groups of hexadecimal characters as shown in the format above.
- 3. Enter equal (=) to produce current result.
- 4. Enter comma (,) to clear result register and start new calculation.
- 5. Enter carriage return (CR) and command mode resumes.

LOAD

Paper tapes punched in F8 assembler output format may be loaded from the reader.

PROCEDURE:

- 1. Place the tape reader switch in the STOP position.
- 2. Place the leader of the new tape into the tape reader.
- 3. Enter the character L from the keyboard and place the tape reader switch in the START position.

NOTE:

- a. Teletypes that are equipped with automatic read circuitry will stop at the end of the load and return to the command input mode. However, those Teletypes not so equipped will continue to read tape data as command directives.
- Data from the tape will be loaded into memory starting at the load address contained in the first four frames of the tape after the frame containing the start character (S).
- c. During a tape load the address of any checksum errors will be printed at the end of each eight bytes. This is an indication that any of the previous eight bytes of data may be incorrect however, loading continues.

MEMORY

The contents of any memory location may be examined and modified by the MEMORY command.

FORMAT:

M aaaa

PROCEDURE:

- 1. Enter the character M from keyboard.
- 2. Enter the address of the memory location that is to be examined in the format shown above. The address (aaaa) will be printed along with the contents of that location.
- 3. In order to examine the next byte of memory enter a carriage return (CR).
- 4. In order to examine preceding bytes of memory enter an up caret (\land) character.
- 5. In order to modify the contents of a memory location enter the value to be placed into that location followed by a carriage return (CR).
- 6. Upon completion of the memory examine and modify procedures, enter a period (.) to return to the command input mode.

NOTE:

- a. In place of the address (aaaa) in the operand field, an R keyin is a symbolic representation of the memory address FFC0 which is the first location of the Scratchpad Register Save Area. Hexadecimal expressions may be used with R. As an example scratchpad Register 3F may be addressed as R + 3F.
- b. In place of the address (aaaa) in the operand field, an asterisk (*) keyin is a symbolic representation of the address currently in data counter. The displayed memory value is the one addressed by the data counter. Hexadecimal expressions may be used with the asterisk.

PORT

Allows the input/output ports to be examined and modified.

FORMAT:

P pp

PROCEDURE:

- 1. Enter the character P from the keyboard.
- 2. Enter the number (pp) of the port to be examined.
- 3. Enter a carriage return (CR). The port selected along with the data on that port will be displayed.
- 4. In order to modify the contents of a port enter the value to be placed in the port followed by a carriage return.
- 5. After completion of the port examine and modify procedure enter a period (.) to return to the command input mode.

TYPE

The contents of a block of memory can be printed by using the TYPE command. The print format consists of a four character hexadecimal address followed by 16 eight-bit bytes of data on each line. The address printed is the address of the first byte of data on that line.

FORMAT:

T ssss,ffff

PROCEDURE:

- 1. Enter the character T from the keyboard.
- 2. Enter the start address (ssss) and the finish (ffff) address of the memory block to be printed.
- 3. Enter a carriage return on the keyboard.

NOTE:

a. See MEMORY command NOTE.

F8 EVALUATION KIT PROGRAMMING EXAMPLE

Once the F8 kit has been assembled many users are faced with the unfamiliar task of programming a microprocessor. Generally a simple, well explained program example is sufficient means for providing the designer with an introduction to the programming process.


A program is a set of instructions to a computer causing it to process data and produce specific results as desired by the user. In fact the MK 3851 Program Storage Unit contains a program called Designers Development Tool 1 (DDT-1). Portions of this program are used in the sample program discussed in the following text.


A first step in the programming process is to define the task or determine the purpose of the program to be written. The goal in the sample program is to cause the Teletype or terminal device to behave as a typewriter until a period (.) is entered. Upon encountering a period computer control will return to DDT-1.


A second step in the process involves a flowchart or a verbal/pictorial method for representing the flow of logic necessary for the program to function properly. The flowchart in Figure 6 represents the following logic statements for implementing the program.

- Initialize DDT-1 input/output program registers,
- 2. Enter a character using the keyboard driver in DDT-1,
- 3. Compare this character to a period,
- If equal return to DDT-1 (at which time a carriage return, line feed and period are sent to the terminal device).
- Otherwise, echo or print the keyed character using the printer driver in DDT-1,
- 6. Branch to statement 2 above.

An assembler is a program designed to read (source) statements consisting of characters representing a computer instruction and convert them to the appropriate numerical machine (object) codes necessary to be understood by a computer. Page 12 contains the F8 Sample Program Assembly which serves as a guide during the discussion of the program.







F8 SAMPLE PROGRAM ASSEMBLY

MEMORY LOC	MACHINE CODE	STATEMENT NOS.	SOURCE	STATEM	IENTS	COMMENTS
		1 2 3 4	TTYIN TTYOUT DDT1	ORG EQU EQU EQU	H'0500' H'03F3' H'035D' H'0000'	ORIGIN OF PROGRAM IN F8 RAM MEMORY PSU ADDRESS OF TELETYPE INPUT ROUTINE PSU ADDRESS OF TELETYPE OUTPUT ROUTINE PSU ADDRESS FOR RETURN TO DDT-1
500 501	20 FF	5	START	LI	H'FF'	ACCUMULATOR IS LOADED WITH HEX FF (8 BITS)
501 502 503 504 505	0B 54 34 56	6. 7 8 9	*	LR LR DS LR	IS,A 4,A 4 6,A	USE TO INITIALIZE ISAR TO HEX 3F (6 BITS) USE TO INITIALIZE INPUT STATUS REG TO HEX FE FOR 'NO INPUT CHARACTER READY' USE TO INITIALIZE OUTPUT STATUS REG TO HEX FF FOR 'CHARACTER OUTPUT FINISHED'
506 507 508	71 B6 1B	10 11 12	*	LIS OUTS EI	H'1' 6	ACCUMULATOR LOADED WITH CODE HEX 01 OUTPUT TO TIMER PORT TO ENABLE EXT INTERRUPT ENABLE CPU TO BE INTERRUPTED BY I/O DRIVERS
509 50A 50B	28 03 F3	13	LOOP	PI	TTYIN	CALL INPUT ROUTINE IN DDT-1 AT THE HEX ADDRESS 03F3 WITH THE SEVEN BIT ASCII CODE FOR THE CHARACTER RETURNED VIA R-S
50D 50D 50E	4C 25 2E	14 15		LR CI	A,S C'.'	COPY CHARACTER CODE INTO ACCUMULATOR COMPARE CHARACTER IN THE ACCUMULATOR WITH THE ASCII CODE FOR A PERIOD
50F 510	94 04	16	HERE1	BNZ	ECHO	BRANCH IF COMPARISON FALSE
511 512 513	29 00 00	17	*	JMP	DDT1	YES, RETURN TO DDT-1 MONITOR WHICH PRINTS A CARRIAGE RETURN, LINE FEED FOLLOWED BY A PERIOD AND AWAITS NEXT COMMAND
514	28	18	ECHO	ΡI	TTYOUT	REMEMBER THAT REG S MUST CONTAIN OUTPUT CODE, CALL OUTPUT ROUTINE IN DDT-1 AT THE HEX
515 516 517 518	03 5D 90 F1	19	HERE2	BR	LOOP	ADDRESS 035D WITH THE SEVEN-BIT ASCII CODE FOR THE CHARACTER IN REG S MAINTAIN EXECUTION LOOP
310	1 1	20		END		MARKS END OF SOURCE STATEMENTS TO ASSEMBLER
						NOTE: REG S IS REGISTER ADDRESSED BY ISAR (IS)

Each sample program source statement appears below in capital letters with an explanation immediately following.

ORG H'0500'

Statement 1 is an assembler directive to begin this program's object code generation at hexadecimal memory location 0500. Machine code is not created by this statement but note that the code for the first F8 instruction (statement 5) does begin at the address thus specified.

TTYIN EQU H'03F3'

Statement 2 is used to inform the assembler as to the hexadecimal memory address (03F3) of the character input program residing in DDT-1. No machine code is generated.

TTYOUT EQU H'035D'

Statement 3 is used to inform the assembler as to the hexadecimal memory address (035D) of the character output program residing in DDT-1. No machine code is generated.

DDT1 EQU H'0000'

Statement 4 is used to inform the assembler as to the hexadecimal memory address (0000) of the DDT-1 monitor program. No machine code is generated.

START LI H'FF'

Statement 5 begins with a label symbol called START which is used by the assembler to mark hexadecimal (hex) address 0500 or the start of this program in F8 read/write memory. The operation (op code) field contains the Load Immediate (LI) instruction mnemonic which is interpreted by the F8 assembler as machine code hex 20 to be placed in memory at location 0500. The operand field contains H'FF' representing the hex number FF to be placed in memory at location 0501. Note that it is immediately after the hex 20 machine code. When this instruction is executed, the F8 accumulator (A) will have all eight bits set to one.

LR IS,A

Statement 6 contains the Load Register (LR) op code and operand IS,A which is translated by the assembler into machine code hex OB to be placed in memory at location 0502. This instruction copies the low order six bits of the accumulator (A) into the Indirect Scratchpaid Address Register (ISAR) designated here as IS. The contents of the accumulator are not altered. ISAR is a six bit register which will address

any of the 64 eight bit registers in the CPU. The purpose of this instruction is to insure that ISAR addresses a register other than Register 4 through Register 9. These registers are used by the input/output (I/O) routines in DDT-1. Upon execution of this instruction, ISAR will contain the maximum value of hex 3F so that the character received and transmitted in this program is via Register 3F. Any register currently addressed by ISAR shall be called Reg S.

LR 4,A

Statement 7 contains another Load Register (LR) op code and an operand of 4,A which translates into machine code hex 54 to be installed in memory at location 0503. This instruction will copy all the accumulator (A) bits into Scratchpad Register 4. Note that this register was directly addressed thus eliminating the need for addressing indirectly through ISAR. The value of hex 3F in ISAR is maintained and the accumulator is unaltered.

DS 4

Statement 8 contains the Decrement Scratchpad (DS) op code and the operand 4 which is converted to machine code hex 34 to be placed in memory location 0504. This instruction's function is to decrement or subtract one from the value in Register 4 so that it's contents will be hex FE. Register 4 is used to initialize the input program in DDT-1 to 'no input character ready' in order to start the sample program's input operation in a stable state.

LR 6,A

Statement 9 contains a Load Register (LR) op code and the operand 6,A translated by the assembler into machine code hex 56 to be placed into location 0505. This instruction copies all the accumulator (A) bits into Scratchpad Register 6 loading it with hex FF. The accumulator value is unaltered. Register 6 is used to initialize the output program in DDT-1 to 'character output finished' in order to start the sample program's output operation in a stable state.

LIS H'1'

Statement 10 contains a Load Immediate Short (LIS) op code and operand H'1' translated into machine code hex 71. The immediate data value of 1 is contained in the low order four bits of the same instruction byte. The machine code is placed at location 0506. When this instruction is executed the four high order bits of the accumulator are zeroed and the low order four bits contain the immediate data value of one. Note the difference between this instruction and the statement 5 instruction.

OUTS 6

Statement 11 contains the Output to Port (OUTS) op code and the port number 6 in the operand field.

The assembler translates this statement into machine code hex B6 to be placed at memory location 0507. Note that the second digit of the generated code reflects the port number. This instruction outputs the eight bit contents (hex 01) of the accumulator to the timer port in order to enable external interrupts for the I/O programs in DDT-1.

ΕI

Statement 12 contains the Enable Interrupts (EI) op code only. It is translated into machine code hex 1B and resides at location 0508. This instruction enables local interrupts to the CPU so that the I/O programs in DDT-1 can function.

LOOP PI TTYIN

Statement 13 begins with a label symbol called LOOP which is used by the assembler to mark hexadecimal address 0509. The operation field contains the Push Immediate (PI) instruction op code and causes the F8 assembler to generate hex machine code 28 to be placed at memory location 0509. This instruction forces computer control to branch to the instruction at the memory location (03F3) represented by TTYIN, but to remember the next instruction to be executed upon returning is at 050C. This CPU action is termed a 'subroutine call' and is useful in utilizing instruction sequences that are common to other programs. The subroutine call demonstrated here requests a character from the input device and returns with the 7-bit ASCII character code in Register S. Register S denotes Scratchpad Register 3F as currently addressed by ISAR.

LR A,S

Statement 14 contains an instruction that copies the ASCII character code in S (Register 3F) into the accumulator. This must be done since comparisons cannot be made without using the accumulator. Hex code 4C is placed at location 050C. Note that the second digit in the generate code is hex C which causes the register addressed by ISAR to be used during the execution of this instruction.

CI C'.'

Statement 15 contains the Compare Immediate (CI) op code which translates into machine code hex 25 to be installed at 050D. The operand C'.' causes the assembler to supply the equivalent ASCII code for the period character enclosed in primes. The hex value (2E) is to be placed in the location immediately following 050D. The purpose of the instruction is to compare the 7 bit ASCII character code now in the accumulator with that of a period. The zero flag bit in the Status Register W (refer to programming manual) is set to one for true comparisons and zero for false comparisons. The accumulator value is unaltered.

HERE1 BNZ ECHO

Statement 16 contains an instruction which tests the previously mentioned Status Register W and causes computer control to branch to the memory location labelled ECHO (hex 0514) if the above comparison was false. A true condition (period was entered) causes control to execute the JMP DDT1 instruction. The assembler generates a machine code hex 94 for the Branch Not Zero (BNZ) op code. This value is placed at memory location 050F. The next address contains the number of memory bytes that control must branch over in order to reach the address (0514) represented by ECHO. This value must not exceed hex 7F for forward branches. The displacement byte count is computed in the following manner.

[(ECHO - HERE1) - 1] or (0514 - 050F) - 1 = 4

This hex value 04 is to be placed in the next memory location 0510.

JMP DDT1

Statement 17 contains the Jump (JMP) op code which the assembler translates into machine code hex 29 to be placed at location 0511. The operand DDT1 represents the sixteen bit address for the start of the Designers Development Tool 1 program in PSU memory. This hexadecimal address is placed in the next two memory locations with the most significant byte at 0512 and the least significant byte at 0513. Note that a sixteen bit address will allow computer control to jump to any address in the 65K memory range. Since the accumulator is used in the jump operation, its value is destroyed. As previously stated this instruction is executed when a period is entered.

ECHO PI TTYOUT

Statement 18 contains a subroutine call to the output instruction residing in the DDT-1 program. Remember that Reg S must address the byte of ASCII code to be printed.

HERE2 BR LOOP

Statement 19 contains an instruction which causes an unconditional branch back to the subroutine call for character entry through the keyboard. The Branch Relative (BR) op code translates into machine code hex 90 to be placed at location 0517. The operand LOOP represents address 0509 which is backward reference relative to the current instruction

address of 0517. The next byte of this instruction contains the negative (high bit on) number of memory bytes that must be branched over in order to reach the address 0509. This value must not exceed hex FF for backward branches. The negative displacement byte count is computed in the following manner.

[FF - (HERE2 - LOOP)] or FF - (0517 - 0509) = F1

The hex value F1 is to be placed in the next memory location 0518.


END

Statement 19 is an assembler directive that all statements to be assembled have been read in.

Now that the specific instructions have been discussed, the user should install or load the program into F8 memory for execution. The Designers Development Tool 1 (DDT-1) provides a convenient means for accomplishing the load. The following page is actual output from DDT-1 illustrating:

- 1. installation of program into memory
- 2. verifying program load
- 3. executing the program
- 4. dumping the program onto paper tape
- 5. loading the program from the tape
- 6. executing with a breakpoint
- 7. inspecting registers
- 8. port inspection

```
.M 500
0500 00 20
Ø501 ØØ FF
0502 00
        ØB
0503 00
        54
0504 00
        34
0505 00 56
0506 00
        71
0507 00
        B6
0508 00
        1 B
0509,00
        28
Ø50A ØØ
        Ø3
Ø5ØB ØØ
        F 3
Ø 50 C ØØ
       4 C
Ø5ØD ØØ
        25
Ø5ØE ØØ
        2 E
Ø5ØF ØØ
        94
0510 00
        04
0511 00
        29
0512 00
0513 00
0514 00 28
0515 00 03
Ø516 ØØ 5D
0517 00 90
Ø518 ØØ F1
0519 00 .
.T 500,518
0500
      20 FF 0B 54
                    34 56 71 B6
                                  1B 28 Ø3 F3
                                                4C 25 2E 94
0510
      04 29 00 00
                    28 Ø3 5D 9Ø
                                  F1
.E 500
APCDEFGHIJKLMNOPQPSTUVWXYZØ123456789!"#$%&'():*-=@+;<,?/>
.D 500,518
******
SØ 5ØØ
X20FF0B54345671B6F
X1B28Ø3F34C252E94F
XØ429000028035D907
XF100000000000000000
******
·L
·B 514
.E 500
.T FFBØ, *+F
     AØ 2A Ø5 ØØ
                    ØD Ø5 14 28
                                  Ø3 5D 9Ø Ø3
FFB0
                                                FE 10 41 3F
.T B, P+3F
FF CØ
      FF FF FF FF
                    FE CI FF
                             FF
                                  FF
                                     00 FF FF
                                                Ø5 ØC Ø5
                                                         00
FF DØ
      A4 AØ 8Ø
                ØØ
                    AØ AØ
                          AØ
                              20
                                  ΑØ
                                     84
                                        20
                                           80
                                                AØ 80
                                                      80
                                                         02
FF EØ
      FF FF FF
               FF
                    FF
                      FF FF
                             FF
                                  FF
                                     FF FF FF
                                                FF FF
                                                      FF
                                                         FF
FFFØ
                    00 A0 A0
                             80
                                     24 AØ AØ
                                                20 20 20
      80 20 80 80
                                  20
· E 500
EXECUTE RESTORED USER CODE REPLACED BY BREAKPOINT
•H 2+Ø+F+F+Ø+B+5+4+3+4+5+6+7+1+B+6=ØØ5F
                                           CHECKSUM COMPUTED.
.P Ø1
1 00 FF
```




HEX	CHAR	HEX CODE	CHAR	HEX CODE	CHAR	HEX CODE	CHAR
00	NUL	20	SP	40	@	60	•
01	SOH	21	!	41	Α	61	a
02	STX	22	"	42	В	62	b ·
03	ETX	23	#	43	С	63	С
04	EOT	24	\$	44	D	64	d
05	ENQ	25	%	45	E	65	е
06	ACK	26	&	46	F	66	f
07	BEL	27	,	47	G	67	g
08	BS	28	(48	Н	68	h
09	HT	29)	49	1	69	i
0A	LF	2A	*	4A	J	6A	j
0B	VT	2B	+	4B	K	6B	k
OC	FF	2C	,	4C	L	6C	1
0D	CR	2D	_	4D	M	6D	m
0E	SO	2E	• _	4E	N	6E	n
0F	SI	2F	/	4F	0	6F	0
10	DLE	30	0	50	Р	70	р
11	DC1	31	1	51	Q	71	q
12	DC2	32	2	52	R	72	∿ r
13	DC3	33	3	53	S	73	S
14	DC4	34	4	54	Т	74	t
15	NAK	35	5	55	U	75	u
16	SYN	36	6	56	V	76	V
17 .	ETB	37	7	57	W	77	w
18	CAN	38	8	58	X	78	X
19	EM	39	9	59	Y	79	У
1A	SUB	3A	:	5A	Z	7A	Z
1B	ESC	3B	;	5B	[7B	{
1C	FS	3C	<	5C	\	7C	ı
1D	GS	3D	=	5D]	7D	}
1E	RS	3E	>	5E	\wedge	7E	~
1F	VS	3F	?	5F	\leftarrow	7F	DEL

GEMS-8 MICROCOMPUTER SYSTEM

MOSTEK

GEMS-8
MICROCOMPUTER
SYSTEM WITH
12K x 8
RANDOM ACCESS
MEMORY



Mostek Complete Microcomputer Support Package

GENERAL

The GEMS-8 (General Evaluation Microcomputer System) is an advanced 8-bit microcomputer with a complete package of support software and documentation (Ref. Fig. 1). This system has been carefully designed for OEMapplications which might otherwise require the use of a mini-computer or large amounts of random logic. It is also a very attractive alternative for the potential microprocessor user who wishes to avoid the long delays and expenses associated with developing a custom microcomputer system.

MK 5065 MICROPROCESSOR

The heart of the GEMS-8 is the MOSTEK MK 5065 microprocessor. chip. The MK 5065 is a high speed 8-bit microprocessor with an advanced architecture and 51 basic instructions (81 instructions including modifications). Its other features include a unique triple level architecture for extremely fast interrupt response, direct addressing of 32K x 8 of memory, and the ability to address 16 separate peripheral devices.

GEMS-8 PROCESSOR BOARD

The MK 5065 CPU is located on the GEMS-8 processor board. This board contains the additional circuitry necessary to create a complete, stand alone microcomputer. As seen in the block diagram in Figure 2, this board includes 1K x 8 of RAM storage, sockets for 1K x 8 each of PROM and ROM storage, and a complete TTY interface with a punched tape reader step feature. Also included on the board is the additional interface circuitry necessary for adding more memory and peripherals to the system.




Figure 1. Gems - 8 Development System.

The basic intelligence for the GEMS-8 processor board is contained in the Programmers Aid Routines (PAR) which resides in a 512 x 8 bit ROM memory. This ROM chip is included with the processor board, and plugs into one of the two ROM sockets provided. PAR contains all the software necessary to perform the following functions:

- Examine and/or modify the contents of memory
- Load either binary or ASCII tapes from the TTY

- Transfer control to a previously loaded program for execution
- Set "Break Points" or "Traps" to aid in program debugging

Once the user has developed the particular software for his application, he can place it into either U.V. erasable PROM or a MK 2600 mask ROM. With either of these options, the user will have up to 1K x 8 bits of non-volatile program storage available on the GEMS-8 processor board.

This 1K x 8 bits of ROM/PROM storage, together with the 1K x 8 bits of on board RAM storage, can perform many complex functions which might otherwise have required the user of a complete minicomputer.

GEMS-8 12K/16K MEMORY BOARD


For applications requiring more RAM storage than the 1K x 8 bits included on the processor board, an add-on memory board has been developed. The board can be ordered in either a 12K x 8 or 16K x 8 configuration. Two of the 12K x 8 boards can be used in a single system to provide a total of 24K x 8 bits of RAM storage.

In addition to the advantage of being able to execute longer programs, the availability of a larger memory can greatly simplify program development. This is because a larger memory permits the user of a resident assembler and resident text editor to eliminate the tedious and time consuming tasks of manually assembling and editing source tapes.

RESIDENT SOFTWARE

The resident software which has been written for the GEMS-8 is intended to provide all of the development aids which will be required by the user for developing his particular applications program. This software includes a text editor, assembler and PAR.

The text editor provides a very flexible means for generating and editing the assembly language "source" tape for a program. The assembler is then used to convert this source tape into a corresponding binary or "object" tape which can be loaded directly into the GEMS-8 memory for execution. PAR can then be used to execute and debug the program. When an error is located the object program can either be "patched" in memory using PAR, or the original source tape can be corrected, reassembled, and the new object tape reloaded.



Listings are also available for other miscellaneous routines and sample programs, including an ASCII dump routine for storing a designated protion of memory onto a paper tape in ASCII format.

NON-RESIDENT SOFTWARE

For the user who has access to a computer system capable of supporting Fortran IV, a non-resident assembler is available. This program is supplied as a card deck containing the Fortran IV source for the non-resident assembler.

DOCUMENTATION

One of the most essential development aids required by a microcomputer user is the system documentation. Because of this, a great deal of effort has gone into the planning and generation of the GEMS-8 system manual. Included in the manual are the following:

 System operating guide — a self contained description of basic system operating techniques, including a detailed step by step example of manually assembling, loading and executing a sample program

- Programming guides contains a detailed explanation of all "true" and pseudo instructions in the MK 5065 assembly language as well as a description of the many advanced programming techniques possible.
- GEMS-8 hardware section describes in detail each of the system hardware elements including schematics and circuit descriptions.
- GEMS-8 software section describes in detail each of the system software elements, including operating instructions and source listings.

SPECIFICATIONS

Operating Temperature Range - O ° C To 50 ° C

Power Supply Requirements -MicroProcessor Board -+5V @ 2.5A -12V @ 1.0A

12K/16K Memory Board +5V @ 1.5A +12 @ 0.5A -12 @ 50mA

System Clock Rate 4.0MHz


Board Size 9.6" x 6.75"

72 Ping Card Edge -Connector Pins On -.156 inch Centers

12/16K Memory System

MOSTEK

12/16K Memory System for the MK5065 Microprocessor



INTRODUCTION


The key to saving engineering man hours and unnecessary hardware in the design of microprocessor oriented products is to have a good development system and all of the necessary software to make the design task easier. The intent of this paper is to describe an add-on memory system which interfaces with the MOSTEK MK 5065 microprocessor chip. The system is available in printed circuit board form and is designated the MOSTEK 5065-4096-3K MEMORY SYSTEM. The board can utilize either MK 4096 4K or the lower cost MK 4096-31 (32/33/

34) 3K dynamic RAM chips. Wher fully populated with 32 RAM chips, the board provides a memory capacity of either 16K x 8 bits (with 4K RAMs) or 12K x 8 bits (with 3K RAMs). To avoid confusion, only the 12K version of the board will be discussed here.

DESIGN REQUIREMENTS


The main requirement of this memory system is to provide high performance READ/WRITE storage for any MK 5065 microprocessor system. To accomplish this goal the MEMORY ADD-ON BOARD is designed such that it contains the following strappable options and features:

- Direct Interface with MK 5065*
 This memory system requires only 4 control signals from the CPU.
 - A. OSC Free-running oscillator used to generate all system clocks. OSC frequency ≤ 4 MHz.
 - B. State Strobe One of the three system clocks.
 - C. MAC 5065-generated signal, signifies a memory cycle.
 - D. WRITE 5065-generated signal, signifies a memory write cycle.
- 2. DMA Capability With the processor in the "WAIT" mode, direct access of the memory can be accomplished by providing control signals similar to those generated by the MK 5065. The maximum DMA rate should not exceed .5 MHz.
- 3. "Cycle Steal" Refresh Because of the dynamic nature of the memory parts, the memory system must initiate one refresh cycle every 32 microseconds. The time between refresh cycles is controlled by the refresh timer one-shot. When the one-shot times out, the memory controller will "steal" one-half of the next available cycle. This type of refresh is very efficient.
- 4. Low Power Mode of Operation The power required by the RAMs in the memory matrix is substantially reduced by applying power only to selected chips. This is accomplished by decoding the ROW ADDRESS STROBE signal and using it as a chip select for the RAMs. This mode of operation reduces power required by the RAMs




from approximately 4 watts to approximately 1.1 watts average. Total memory system power is less than 4.5 watts typical.

- On Board (-5V) Power Supply Required by the RAMs and is generated from the -12V supply used for the CPU Board.
- Bi-Directional Data Bus Option The DATA BUS out of the matrix is a three-state bus. It is enabled only during a READ CYCLE. Therefore, in applications requiring a bi-directional bus, the DATA-IN and DATA-OUT BUSSES may be wired together as long as no other device drives the bus during a READ CYCLE.



^{*}This assumes addresses and data vlaid for sufficient time for the memory system by means of latches in the CPU.



- 7. Strappable Options This board can be populated from 3K to 12K bytes in 3K increments. RASO-RAS3 serve as Chip Select signals for the RAMs. By removing the desired "jumpers" on the board, the RAM DISABLE signal can be programmed to activate only when the populated portion of the memory matrix is addressed.
 - A. Low, Hi Board Select –
 Allows the memory to
 occupy either 0-12K or
 13K-24K locations.
 - B. RAM DISABLE This is an open-collector output which disables any other RAM when the 12K board is selected.


CIRCUIT OPERATION

In this memory system the memory storage is implemented with MK 4096-31/32/33/34 Random Access Memory circuits. These are functionally equivalent to the MK 4096 except that one quadrant* in the memory can not be legally addressed thus making it a 3072 (3K) bit memory.

The following chart defines the illegal quadrant* in the 4096-31/32/33/34 RAM.

Part	Co	lumr	Column		
No.	Add	ress /	45	Address A4	
4096-3		1		1	
4096-3	2(B)	1		0	
4096-3		0		1	
4096-3	4(D)	0		0	

The function of the memory controller is to interface the MK 4096 memory parts to the MK 5065 microprocessor. The controller must accept control signals directly from the processor and initiate either READ or WRITE cycles upon request. The controller must also initiate REFRESH cycles for the memory in such a way that they are "hidden" from the processor.



The memory controller itself is totally synchronous. All timing signals are generated by a shift register which is clocked by the main oscillator (OSC) in the CPU. (A typical circuit for generating system clocks is shown in Figure A.) To change the rate of operation of the entire system, one changes the frequency of the main oscillator. All signals will maintain their relationship to each other.


MEMORY CYCLES

A memory cycle occurs when the processor outputs a MAC signal to the memory. At the same time the processor will also indicate whether

the cycle will be a READ or WRITE operation. The memory controller uses the leading edge of STATE STROBE (see timing) to latch this information and start a memory cycle. Before any of the control signals are generated and applied to the memories, certain conditions such as address decode and multiplexing must be set up.

DECODING

Decoding address bits for a 12K memory system may seem difficult at first glance. In this system, a 32 x 8 PROM is employed to take the complexity out of this task. It also permits many features to be



^{*(}The illegal quadrant is determined by the 2 highest order column address bits.)

implemented that would be very difficult to design into a standard decoder. This decoding scheme assumes that every 3K x 8 bit block of memory is implemented with the same type of 3K RAM. All RAMs in that block must have the same illegal quadrant.

The five highest order address bits are used to address the ROM DE-CODER. Four outputs of the ROM are used as 3K BLOCK ENABLES for the memory matrix. Two more outputs are used to indicate which 12K block of memory is enabled in the overall memory map.

- BLOCK LOW: activated when any location from 0-12K is addressed.
- BLOCK HI: activated when any location from 13K-24K is addressed.

The four block enable outputs from the ROM are "ANDed" with the ROW ADDRESS STROBE to enable only one selected 3K block of memory. Since only one block of dynamic memory (eight 3K RAMs) has active power applied to it at a time, the overall system power is substantially reduced.

With this type of decoding, construction of continuous memory array becomes very easy. Also, it allows the board to be partially populated in 3K byte increments.

MULTIPLEXING

Because of the unique design of MOSTEK's 4K RAM, it can be packaged in a 16 pin DIP. This results in much greater packing density than any other 4K RAM. Twelve address bits are required to select one of the 4096 bits (in this case 3072 bits) in each memory circuit. Since there are only six address inputs to the MOSTEK RAM, the addresses must be multiplexed into the chip.

Three sets (6 each) of TRI-STATE bus drivers are used for multiplexing the ROW, COLUMN and REFRESH ROW ADDRESSES onto the six memory address inputs in the matrix. During a normal memory cycle the ROW ADDRESSES are enabled first.

After allowing ample time for these addresses to reach proper logic levels, the ROW ADDRESS STROBE occurs and latches these address bits into the RAMs. After a minimum hold time of 80 nanoseconds, the SELECT signal occurs, disabling the ROW ADDRESS and enabling the COLUMN ADDRESS onto the matrix. The COLUMN ADDRESS STROBE is generated to latch these addresses into the RAMs.

During a REFRESH CYCLE both ROW and COLUMN ADDRESSES are disabled and only the REFRESH ROW ADDRESS COUNTER is enabled.

REFRESH CYCLES

Because the memory elements in this system are high performance, dynamic circuits, refreshing is required every 2 milliseconds or less. This is accomplished by performing one READ cycle every 30 microseconds with all memory circuits unselected. To make this action transparent to the CPU, refreshing is done on a "Cycle Stealing" basis.

In the memory controller, a retriggerable one-shot is adjusted to have a pulse width of 30 microseconds. When this refresh timer times out, a REFRESH REQUEST signal is supplied to the memory control logic. At the next possible time slot that the CPU is not exercising the memory, a REFRESH CYCLE is executed.

During a REFRESH CYCLE, Chip Select (CS) is disabled, unselecting the RAMs. Also Chip Enable (CE) to the DECODER ROM is removed, causing all of the open-collector outputs to be pulled high. The RE-FRESHROW ADDRESS COUNTER drivers are enabled, allowing the REFRESH ROW ADDRESS to be supplied to the memory matrix. RAS and CAS are generated as if this was a normal read cycle. At the end of a REFRESH CYCLE the REFRESH ROW ADDRESS COUNTER is incremented and the REFRESH TIMER is retriggered.

The REFRESH CYCLE can be summarized as the application of the ROW and COLUMN ADD RESS STROBES

to all RAMs in the matrix with none of the RAMs enabled.

RAM DISABLE OUTPUT

This is an open-collector, active low, output that can be used to disable any other device connected to the DATA BUS when this 12K memory board is addressed by the processor. If a partially populated memory matrix is desired, on-board jumper straps can be removed to prevent this output from becoming active at the wrong time.

GENERAL

The design of this 12K ADD-ON MEMORY for the MK 5065 assumes that the CPU section of any processor or mini-computer utilizing the MK 5065 microprocessor contains address and data latches to hold this information valid for a sufficient time required by the MK 4096 RAMs.

Recommended Power Supplies for the System:

 V_{CC} = +5 volts @ 1.5 amps V_{GG} = +12 volts @ .5 amps V_{BB} = -5 volts @ 10 mA

Also available from MOSTEK is a GENERAL EVALUATION MICRO-COMPUTER SYSTEM (GEMS-8) P. C. Board utilizing the MK 5065 Microprocessor. For further information and current pricing on any MOSTEK product please write:

MOSTEK GmbH


7024 Filderstadt 1 Talstraße 172 If you would like to be included on our mailing list for additional micorprocessor support information, please fill out the form and return to:

MOSTEK GmbH

7024 FILDERSTADT, TALSTRASSE 172 Telefon: (07 11) 70 1096, Telex: 7 255 792 MKD


NAME
COMPANY NAME
COMPANY ADDRESS
CITY
STATE ZIP CODE
MAIL STATION
PHONE
Type of Application (Leave Blank If Unknown)
☐ Test equipment on instrumentation
□ Data terminals, P.O.S., communications, peripheral controller
□ Office and business machines (including calculators)
□ Military systems
□ Industrial control
□ Education or consumer
□ Medical
□ Other

•




MOS 4-Digit Counter/Display Decoder

MOSTEK



FUNCTIONAL DIAGRAM



GENERAL DESCRIPTION

The MK 5002/5/7 P is an ion-implanted, P-channel MOS fourdecade synchronous counter with latches, multiplexing circuits. and a read-only memory programmed for seven-segment outputs and BCD outputs. In addition, many on-chip control circuits provide flexibility of use with a minimum of external components.

The MK 5002/5/7 P provides a means of counting up to 9999, transferring the count into latches without interrupting the counting operation, and supplying the latched information to the outputs one decade at a time. Scanning is controlled by the Scan Input which increments a one-of-four counter on its negative edge, thereby scanning the latches from MSD (Most Significant Digit) to LSD (Least Significant Digit).

Low threshold voltages for input DTL/TTL compatibility are achieved through Mostek's ion-implantation process. Enhancement mode, as well as depletion-mode, devices are fabricated on the chip, allowing it to operate from a single +5V power supply. Depletion-mode technology also allows the entire circuit to operate on less than 25 mW of power.

The functional diagram shows all options available on the MK 5002 P MOS/LSI. Other members of this family which are different pin-outs of this same chip are the MK 5005 P and MK 5007 P. The MK 5005 P is supplied in a 24 pin package and does not include the BCD outputs. The MK 5007 P is supplied in a 16 pin package. (See the pin diagrams for these members of the counter/display decoder family.)

TRUTH TABLES

INPUT TRUTH TABLE									
Input	Logic Condition to Activate								
Count	Negative Edge								
Reset	0								
Transfer	0								
Scan	l (Negative Edge increments Digit Select Counter)								
True/Complement	1 = True Data O = Complementary Data								
Deçimal Point	0								
Blanking	0								
Decimal Point Left or Right	1 = Left 0 = Right								

	7-SEGMENT & BCD OUTPUTS TRUTH TABLE											
	,	DI	DISPLAY SEGMENT					BCD				
Digit	Scan	a	b	С	d	e	f	g	MSB	22	21	LSB
0	1	0	0	0	0	0	0	1	1	1	1	1
1	1	1	0	0	1	1	1	1	1	1	1	0
2	1	0	0	1	0	0	1	0	1	1	0	1
3	1	0	0	0	0	1	1	0	1	1	0	0
4	1	1	0	0	1	1	0	0	1	0	1	1
5	1	0	1	0	0	1	0	0	1	0	1	0
6	1	0	1	0	0	0	0	0	1	0	0	1
7	1	0	0	0	1	1	1	1	1.	0	0	0
8	1	0	0	0	0	0	0	0	0	1	1	1
9	1	0	0	0	0	1	0	0	0	1	1	0
X	0	1	1	1	1	1	1	1	1	1	1	1
		Tru	e/C	omp	1em	ent	= L	ogid	: 1			

	TRUTH TABLE, OTHER OUTPUTS									
Output	True Logic State	Time of Occurrence								
Digit Select Outputs	1	One-of-four, following Scan Input rising edge; all off when Scan In- put is low.								
Overflow Latch	0	Occurs on the 10,000 th Count Input following a reset. Remains true until an external reset is accom- plished.								
Count Extend	1	Occurs each time the counter state attains 9,999 count. Remains true only until the next Count Input or Reset occurs (when the counter returns to 0,000).								

RECOMMENDED OPERATING CONDITIONS

		PARAMETER	MIN	TYP	MAX	UNITS	NOTES
Г	ГА	Operating Temperature Range	0		75	°C	
١	٧ss	Supply Voltage	4.5		7.5	V ,	1, 2
١	√GG	Supply Voltage	v _{DD}		-13.2	٧	1, 2

ELECTRICAL CHARACTERISTICS

 $(V_{ss} = +5V \pm 5\%; V_{GG} = V_{DD} = 0 V; 0^{\circ} C \le T_{A} \le 70^{\circ} C$ unless otherwise noted)

		PARAMETER	MIN	TYP	MAX	UNITS	NOTES
	VIL	Input Voltage, Logic O (Low)		v _{DD}	V _{DD} +0.8	V	
	VIH	Input Voltage, Logic 1 (High)	V _{SS} -1	VSS	V _{SS} +0.3	V	3
	ISS	Supply Current, V _{SS}		2.5	5.0	mA	4,Inputs open
	IGG	Supply Current, V _{GG}		0.2	0.5	mA	V _{GG} =-12V
ISTICS	Cin	Input Capacitance		3	10	pF	T _A =25°C; f=1MHz; V _{IN} =V _{SS}
CHARACTERISTICS	IIL	Input Current, Logic O, Count Input Scan Input Decimal Point Inpu Other Logic Input:	ut s	·	1.6 1.6 1.0 1.0	mA mA Au mA	5 5
D. C.	I _{OL}	Output Current, Logic O	0.5			mA	6,V _{GG} =-12V
	IOH	Output Current, Logic 1	0.5			mA	6,V _{GG} =-12V
	VOL	Output Voltage, Logic O			V _{DD} +0.2	V	4
	V _{ОН}	Output Voltage, Logic 1	V _{SS} -0.2			V	4
	fCI	Count Input Frequency	DC		250	KHz	
	f _{SI}	Scan Input Frequency	DC		50	KHz	
	t _{RD}	Reset to Any Output Delay			15	μs	
DYNAMIC CHARACTERISTICS	t _{PW}	Logic O Pulse Width, Reset Input Count Input Scan Input Transfer Input	1.0 1.0 10.0 2.5			us us us us	
HARACT	t _{PH}	Logic 1 Time Count Input Scan Input	3.0 10.0			μs su	
YNAMIC C	t _{SD}	Scan to Output Disable Time Digit Select Outp All Data Outputs	uts		15 15	su su	7 7
	t _{SE}	Scan to Output Enable Time Digit Select Outp All Data Outputs	uts		15 15	μs su	8 8
	t _{CE}	Count Input to Count Extend Delay to 1 or	0		15	μs	9
	t _{OF}	Count Input to Overflow Delay (On)			15	μs	9
	t _{ROF}	Reset Input to Overflow Delay (Off)			5	υs	

V_{DD} = 0 V
 VSS/VGG differential no more than 25 V.
 Internal pull-up resistors (approx 10 K Ohm) are provided at all inputs other than Count Input, Scan Input, & Decimal Point Input.
 V_{GG} = -12V ± 10%. Outputs open.
 Measurement made at V₁ = V_{DD} + 0.4 V. This condition is sufficient to represent a logic 0 and hold off or override the internal oscillators. Maximum current at V₁ = +0.4V is 1.6 mA. 400 μA source current at V_{SS}-1.0 is sufficient
 to represent a logic 1 and hold off or override the internal oscillators. Internal oscillators. Internal oscillators. We have a voice of the Scan Input. Delay measured from the rising edge of the Scan Input.
 Delay measured from the negative edge of the Count Input.

DESCRIPTION OF OPERATION

(Further information on the operation of Mostek's family of 4-digit Counter/Decoders may be found in the MK 5002 P Application Report.)

COUNTER LOGIC & TIMING

The Decade counters are synchronously incremented on the negative edge of the $\overline{\text{Count Input}}$. The internal oscillator on this input may be overridden by an external signal source or may be allowed to oscillate at a frequency set by a single capacitor tied to this input from the V_{SS} or V_{DD} supply. In systems with considerable noise, better oscillator stability exists when the capacitor is tied to V_{SS} .

SCAN CONTROL LOGIC & TIMING

The Digit Select Counter is incremented by a negative edge on the Scan Input. During the time the Scan Input is at O, the 7-segment and Digit Select outputs are forced off and the complement BCD outputs are forced to logic 1. (See Truth Tables.) This remains until the Scan Input returns to logic 1.

The Digit Select Counter is a one-of-four counter, scanning from MSD (Most Significant Digit) to LSD (Least Significant Digit), enabling one quad latch output at a time, and presenting a logic 1 to the corresponding Digit Select output.

The internal oscillator on this input may be overridden by an external signal source or may be allowed to oscillate at a frequency set by a single capacitor tied to this input from the V_{SS} or V_{DD} supply. In systems with considerable noise, better oscillator stability exists when the capacitor is tied to V_{SS}

TRANSFER LOGIC & TIMING

While the Transfer input is a logic 0, data in the decade counters is transferred to the static storage latches. This input may be left at 0 for a continuous transfer-and-display mode, or may be pulsed periodically to store only on command.

Termination of a transfer command occurs internally when the input is taken to a logic 1 and the next Count Input negative edge occurs. This allows asynchronous Count and Transfer operation since the transfer is terminated prior to incrementing the counters. This means that a Count Input negative edge must follow a Transfer command before a Reset is applied to prevent transfer of invalid data. An external Reset Command must be delayed at least one Count Input negative edge following a Transfer. External transfer should terminate at least 1 μ s prior to this Count negative edge and Reset should occur no sooner than 1 μ s following that edge.

RESET CONTROL

The decade counters are reset to 0,000 when the Reset Input is at logic 0. The Reset Input at logic 0 also forces the Scan to the MSD output and resets the Overflow Latch output to a logic 1 (if previously latched to a logic 0). It maintains this condition as long as the logic 0 is present at the Reset Input and overrides all other associated inputs. As indicated previously, the decade counters should not be reset until a transfer has been terminated.

Since the Reset Input resets the Scan Counter to MSD the scan rate must be much faster than the reset rate to allow the lesser significant digits to be enabled. Therefore, F_{Scan}, must be much greater than four times F_{Reset}.

Ideally, the Reset pulse should also be made narrow, to prevent its duration from causing the MSD to be ON much longer than the other digits and thus appear to be brighter.

LEADING ZERO BLANKING

At the start of each MSD to LSD scan, blanking of leading zeros occurs until the first non-zero number occurs in the display or the Decimal Point Input is clocked. Any number following will be displayed. Leading zero blanking does not affect the BCD outputs or the LSD in the display which is displayed even if zero. The LSD output resets the blanking circuitry to begin blanking zeros in the next scan cycle.

The Decimal Point Input pin should be brought to logic 0 at the time the character is enabled that contains the decimal point. The first non-zero number or the Decimal Point Input signal in the scan cycle puts the blanking circuitry in the unblanking mode. If the Reset In (forces the Scan Counter to the MSD) occurs when the circuit is in the unblanked mode the first complete MSD to LSD scan will be done in the unblanked mode. This could result in a dimly displayed leading zero. A simple solution to this problem would be to force the Blanking Input low during a reset and release it only after an LSD has occurred.

Leading zero blanking may be inhibited by wiring the Decimal Point Input to ground. The MK 5007 P does not have a pin for Decimal Point Input and therefore does not have leading zero blanking.

OTHER INPUTS

The Blanking Input at logic 0 forces the 7-segment outputs to the off-state and the BCD to the equivalent of the number zero. This condition is maintained on a DC basis as long as the Blanking Input is 0. The Digit Select outputs continue to operate at the scan rate as described.

A True/Complement control inverts both BCD and 7-segment outputs when at logic 0. Depending upon the display used, combinations of the Blanking Input and True/Complement Control can be chosen to give a lamp test.

The Decimal Point Left or Right control allows the use of displays with the decimal point physically located on the left or right of the numeral. Logic 1 is decimal-point-right. In the right mode, even though the Decimal point input is clocked, unblanking is delayed until the following digit is enabled.

OUTPUTS

All output buffers on the MK 5002 family are push-pull. A negative power supply terminal, $v_{GG_{\rm s}}$ is provided to increase the drive capabilities of these output buffers. Since the v_{GG} supply is connected only to these output buffers, it has no effect on any other device characteristics.


Output characteristics are covered in the MK 5002 Application Report which illustrates the effects of v_{GG} with current to be expected at various output voltages.

The outputs are designed to drive directly to the base of common-emitter transistors, so that output voltage is clamped or maintained at a potential where the MK 5002 P is able to sink or source its greater amount of current.


PIN CONNECTIONS

The MK 5002/5/7P is available in a 28-pin dual-in-line package, a 24-pin dual-in-line package, and a 16-pin dual-in-line package. Only the 28-pin package contains all available functions.


MK 5002P MK 5002N




MK 5005P MK 5005N




MK 5007P MK 5007N



PHYSICAL DESCRIPTIONS





*Suffix N

MK 5009 P MK 5009 N

MOSTEK

MOS Counter Time-Base Circuit

- Ion-implanted for full TTL/DTL compatibility
- □ Internal clock operates from:

External signal

External RC network

External crystal

- ☐ Operates DC to above 1 MHz
- ☐ Binary-encoded for frequency selection


DESCRIPTION


The MK 5009 P is a highly versatile MOS oscillator and divider chain manufactured by Mostek using its depletionload, ion-implantation process and P. - channel technology. The 16-pin DIP package provides frequency division ranges from 1 to 36×108. The circuit will operate from any of three frequency sources: the internal oscillator with an external RC combination; the internal oscillator with an external crystal; or with an externally-applied TTL signal. Control inputs provide additional versatility and allow the circuit to be used in a variety of applications including instruments, timers, and clocks.

With an input frequency of 1

MHz, the MK 5009 P provides the basic time periods necessary for most frequency measuring instruments, i.e., 1 μ s through 100 seconds. One-minute, ten-minute, and one-hour periods are also available using a 1 MHz input. Using a 1/1.2 MHz input, the MK 5009 P can also provide a 50/60 Hz output for accurate generation of line frequencies in portable instruments or clocks.

The time-base output (TIME OUT) is a square wave, its frequency determined by the selected counter division, and by the oscillator frequency or external input. The falling edge of the output square wave should be used to control external gating circuitry.





TIME OUT

	THE COT											
ADD	RES	SIN	PUTS	WITHOUT RESET	RES	ET	BY	PASS MODES (see	page 3)			
					Reset Max.	Reset Min.	Mode 1	Mode 2	Mode 3			
				$R_{MAX} = 0$	$R_{MAX} = 1$	$R_{MAX} = 0$	$R_{\text{MAX}} = V_{\text{GG}}$	$R_{MAX} = 0$	$R_{MAX} = V_{GG}$			
23	22	21	20	$R_0 = 0$	$R_{\circ} = 0$	$R_0 = 1$	$R_0 = 0$	$R_0 = V_{GG}$	$R_0 = V_{GG}$			
0	0	0	0	÷ 10°	÷ 10º	÷ 10°	÷ 10°	÷ 10°	÷ 10°			
0	0	0	1	÷ 10¹			÷ 10¹	÷ 10¹	÷ 10¹			
0	0	1	0	÷ 10 ²	Resets	Resets	÷ 10²	÷ 10²	÷ 10²			
0	0	1	1 .	÷ 10³			÷ 10³	÷ 10³	÷ 10³			
0	1	0	0	÷ 10⁴	Counters	Counters	÷ 10 ⁴	÷ 10⁴	÷ 10⁴			
0	1	0	1	÷ 10 ⁵			÷ 10²	÷ 10⁵	÷ 10²			
0	1	1	0	÷ 106	to their	to their	÷ 10³	÷ 106	÷ 10³			
0	1	1	1	÷ 10 ⁷			÷ 10 ⁴	÷ 10 ⁷	÷ 10 ⁴			
1	0	0	0	÷ 10 ⁸	Highest	Lowest	÷ 10 ⁵	÷ 10 ⁵	÷ 10²			
1	0	0	1	÷ 6 × 10 ⁷			÷ 6 × 10⁴	÷ 6 × 10 ⁴	\div 6 \times 10 ¹			
1	0	1	0	÷ 36 × 10 ⁸	States	States	÷ 36 × 10⁵	÷ 36 × 10 ⁵	\div 36 \times 10 ²			
1	0	1	1	÷ 6 × 10 ⁸			÷ 6 × 10⁵	÷ 6 × 10 ⁵	\div 6 \times 10 ²			
		*		_	* .			_				
1	1	1	0	÷ 2 × 10 ⁴			÷ 2 × 10¹	÷ 2 × 10¹	÷ 2 × 10¹			
1	1	1	1	Ext. In.	Ext. In.	Ext. In.	Ext. Int.	Ext. Int.	Ext. Int.			

^{*}Addresses 1100 and 1101 result in Logic 0 at the output regardless of the state of the Reset Max. and Reset 0 inputs.

 $Logic \ 1 = High = V_{SS}$

Logic $0 = Low = V_{DD}$

ABSOLUTE MAXIMUM RATINGS

Voltage on Any Terminal Relative to Vss.							. + (0.3V to $-$	20V
Operating Temperature Range (Ambient)							. (0° C to $+7$	0°C
Storage Temperature Range (Ambient) .							- 55°	C to + 150	0°C

RECOMMENDED OPERATING CONDITIONS

 $(0^{\circ}C \leq T_{A} \leq 70^{\circ}C)$

	PARAMETER	MIN	TYP	MAX	UNITS	NOTES
Vss	Supply Voltage	+ 4.5		+ 5.5	V	
V _{DD}	Supply Voltage	0.0		0.0	V	
V ^{ee}	Supply Voltage	- 9.6		- 14.4	V	
f _{XTAL}	Crystal Frequency	0.1		2.0	MHz	
f _{RC}	RC Frequency	DC		200	kHz	
f _{EXT}	External Frequency	DC		2.0	MHz	
t _{PL}	Logic 0 Pulse Width, CLAMP					Note 5
	Ext. Input	200			nsec	
t _{PH}	Logic 1 Pulse Width, Ext. Input	200			nsec	
	Reset Max	10.0			μsec	
	Reset 0	10.0			μsec	
R	Feedback Resistance	.01		2.5	$M\Omega$	Fig. 1
VIL	Input Voltage, Logic 0, Reset Inputs	0.0		0.8	٧	
	Reset (Bypass Mode)	V _{GG}		$V_{GG} + 1.0$	V	Note 2
	All Other Logic Inputs			0.8	V	
V _{IH}	Input Voltage, Logic 1, All Logic Inputs	V _{ss} -1.0	V_{ss}	$V_{SS} + 0.3$	V	

ELECTRICAL CHARACTERISTICS

'(V_{SS} = +5V ± 10 %; V_{DD} = 0 V; V_{GG} = -12.0 V ± 20 %; 0 ° C \leq T_A ≤ 70 °C)

	PARAMETER	MIN	TYP†	MAX	UNITS	NOTES
1 ₅₅ 1 ₆₆	Supply Current, V _{ss} Supply Current, V _{GG}		6.0 6.0	11.0 11.0	mA mA	Note 1
l _{IL}	Input Current, Logic 0	-		- 1.6	mA	Note 2; V ₁ = 0.4V
V _{ol} V _{oh}	Output Voltage, Logic 0 Output Voltage, Logic 1	2.4		0.4	V	$I_{OL} = 1.6 \text{mA}^*$ $I_{OH} = -40 \mu \text{A}^*$
f _{STA}	Frequency Stability w/ Volt. Change, RC Mode / Temp. Change, RC Mode Crystal Mode		± 3.0 - 0.2 —		%/V %/°C	Note 3
t _{e e}	Jitter, Edge-to-Edge Variation		<15		nsec	Temp. & Sup- ply Voltage Constant

 $^{^{\}circ}$ Typical values at Vss =+5V, VpD \equiv OV, VeG $\equiv-12$ V, and TA $=25\,^{\circ}$ C

^{1.} Logic inputs at Vss, output open circuited. Each logic input (see Note 2) contributes an additional 1.6 mA (max.) to Iss when at logic 0.

^{2.} Logic Inputs are: Reset Max; Reset 0; Address Inputs; Ext. Input; Ext/Int Select; and Clamp.

^{3.} Frequency variations due to power supply changes only.

^{4.} Crystal mode stability is dependent upon crystal.
5. Minimum logic 0 time at clamp input is 50% of oscillator period.

^{*}Voн, VoL apply only to Time Out.

DESCRIPTION OF OPERATION

The MK 5009 P consists basically of a series of counters, selectable via an internal multiplexer. The $\div~10^{\rm l}$ counter output is used to generate an internal clock signal for the $10^{\rm 2}$ through $36\times10^{\rm 8}$ counter stages, which are fully synchronous with each other.

OSCILLATOR CONTROLS

Operation in the RC oscillator mode is achieved as shown in Figure 1. Frequency, f, is approximately 0.8/RC. The clamp circuit can be used in the RC mode to provide one-shot or accurate start-up operations. When Clamp goes to a logic 0, the internal circuitry is held at a reference level so that upon release of the Clamp (return to logic 1), the oscillator's first cycle will be a full cycle.

The crystal oscillator mode is shown in Figure 2. Values for the resistors are chosen to bias the internal circuitry for optimum performance. The two capacitors are chosen to provide the loading capacitance (C_L) specified for the selected crystal. It is recommended that C1 = C2 = 2 C_L .

RESET/BYPASS CONTROLS

The MK 5009 P provides two different reset conditions. A positive-going pulse of 10 μ s or longer on Reset 0 will reset counters to their lowest state, while a positive-going pulse at Reset Max will reset counters to their highest state. The Reset Max control enables the user to set up the counters to provide a falling edge at the next oscillator cycle or negative-going external input, regardless of which divider chain is selected.

In addition, taking one or both Reset Inputs to the most negative voltage, V_{GG} , allows bypassing portions of the divider chain for testing or other purposes (see table on page 1).


EXTERNAL/INTERNAL FREQUENCY SOURCE

When using an external signal source to operate the MK 5009 P, that signal should be applied at the External Input (Pin 3), and the External/Internal Select (Pin 5) should be brought to logic 1.


For operation with an internal signal, the External/Internal Select should be at logic 0.


OSCILLATOR OUTPUT

The oscillator output, provided at Pin 10, is not a true logic output, but may be used to drive a high impedance device such as a junction FET or other MOS circuitry.



PIN CONNECTIONS






APPLICATION — 10 MHz Frequency Counter

The circuit shown below is a frequency counter capable of counting input rates up to 10 MHz, selected in four ranges. The MK 5009 P provides the time base intervals while the Mostek MK 5002 P counter circuit provides counting, storage, and display functions. Two decades of prescaling using TTL are employed. TTL one-shots provide proper timing for the 5002.

To replace the functions of the MK 5009 P, an active device and Schmitt trigger for the crystal oscillator would be needed, plus six 7490's to achieve the correct time out. Replacing the functions of the MK 5002 would require four 7490's, four 7475's, and four BCD-to-seven-segment decoders.



MOS Top Octave Frequency Generator

MOSTEK


FEATURES

- ☐ Single Power supply
- □ Broad supply voltage operating range
- ☐ Low power dissipation
- ☐ High output drive capability

MK 50240 - 50% Output Duty Cycle

MK 50241 - 30% Output Duty Cycle

MK 50242 - 50% Output Duty Cycle



DESCRIPTION


The MK 50240 is one of a family of ion-implanted, P-channel MOS, synchronous frequency dividers.

Each output frequency is related to the others by a multiple $12\sqrt{2}$ providing a full octave plus one note on the equal tempered scale.


Low threshold voltage enhancement-mode, as well as depletion mode devices, are fabricated on the same chip allowing the MK 50240 family to operate from a single, wide tolerance supply. Depletion-mode technology also allows the entire circuit to operate


on less than 600 mW of power. The circuits are packaged in 16-pin ceramic dual-in-line packages.

RFI emination and feed-through is minimized by placing the input clock between the V_{DD} and V_{SS} pins. Internally the layout of the chip isolates the output buffer circuitry from the divisor circuit clock lines. Also, the output buffers limit the minimum risetime under no load conditions to reduce the R.F. harmonic content of each output signal.



PIN CONNECTIONS





ABSOLUTE MAXIMUM RATINGS

Voltage on any pin relative to V _{SS}	.+0.3V to -20V
Operating Temperature (Ambient)	.0°C to 50°C
Storage Temperature (Ambient)	40°C to 100°C

RECOMMENDED OPERATING CONDITIONS

 $(0^{\circ} C \leqslant T_{A} \leqslant 50^{\circ} C)$

	PARAMETER	MIN	TYP	MAX	UNITS	FIGURE
V ss	Supply Voltage	0		0	V	
V _{DD}	Supply Voltage	-11.0	-15.0	-16.0	V	

ELECTRICAL CHARACTERISTICS (0°C \leq T_A \leq 50°C; V_{SS} = 0, V_{DD}= -11 to -16V unless otherwise specified)

	PARAMETER	MIN	TYP	MAX	UNITS	FIGURE
V _{IL}	Input Clock, Low	0		-1.0	V	FIG. 1
V _{IH}	Input Clock, High	V _{DD} + 1.0		V _{DD}	V	
f _I	Input Clock Frequency	100	2000.240	2500	kHz	
t _r , t _f	Input Clock Rise & Fall Times 10% to 90% @ 2.5 MHz			30	nsec	FIG 1
t _{on} , t _{off}	Input Clock On and Off Times @ 2.5 MHz		200		nsec	FIG. 1
C,	Input Capacitance		5	10	pF	
V _{OH}	Output, High @ .70 mA	V _{DD} + 1.5		V_{DD}	V	FIG. 2
V _{oL}	Output, Low @ .75 mA	V _{ss} - 1.0		V_{ss}	V	FIG. 2
t _{ro} , t _{fo}	Output Rise & Fall Times, 500 pF Load	250		2500	nsec	FIG. 3
t _{on} , t _{off}	Output Duty Cycle MK 50240P & MK 50242P MK 50241P (Pin 16 50%)		50 30		% %	
I _{DD}	Supply Current		24	37	mA	outputs unloaded

FIGURE 1 INPUT CLOCK WAVEFORM





FIGURE 2
OUTPUT SIGNAL D. C. LOADING





SINK CURRENT TO CHIP VDD

(OPERATING AREA)

SINK CURRENT FROM CHIP Vss

(CURRENT OVERLOAD AREA)





MOS Six-Decade Counter / Display Decoder

MK50395N MOSTEK


FEATURES:


	Single power supply
	Schmitt-Trigger on the count-input
	Six decades of synchronous up/down
	counting
	Look-ahead carry or borrow
	Loadable counter
	Loadable compare-register with com
	parator output
	Multiplexed BCD and seven-segment
	outputs
	Internal scan oscillator
	Direct LED segment drive
	Interfaces directly with CMOS logic
П	Leading zero blanking



The MK 50395 is an ion-implanted, Pchannel MOS six-decade synchronous up/down-counter/display driver with compare-register and storage-latches. The counter as well as the register can be loaded digit-by-digit with BCD data. The counter has an asynchronous-clear function.

Scanning is controlled by the scan oscillator input which is self-oscillating or can be overdriven by an external signal. The six-decade-register is constantly compared to the state of the six-decade-counter and when both the register and the counter have the same content, an EQUAL signal is generated. The contents of the counter can be transferred into the 6-digit latch which is then multiplexed from MSD to LSD in BCD and 7-segment format to the output. The seven-segment decoder incorporates a leading-zero blanking circuit which can be disabled by an external signal. This device is intended to interface directly with the standard CMOS logic families.





OPERATIONS:

SIX DECADE COUNTER, LATCH

The six decade counter is synchronously incremented or decremented on the positive edge of the count input signal. A Schmitt trigger on this input provides hysteresis for protection against both a noisy environment and double triggering due to a slow rising edge at the count input.

The count inhibit can be changed in coincidence with the positive transition of the count input; the count input is inhibited when the count inhibit is high.

The counter will increment when up/down input is high (V_{SS}) and will decrement when up/down input is low. The up/down input can be changed .75 μ s prior to the positive transition of the count input.

The clear input is asynchronous and will reset all decades to zero when brought high but does not affect the six digit latch or the scan counter.

As long as store input is low, data is continuously transferred from the counter to the display. Data in the counter will be latched and displayed when store input is high. Store can be changed in coincidence with the positive transition of the count input.

The counter is loaded with BCD data, digit by digit corresponding to the digit strobe outputs. BCD thumb-wheel switches with four diodes per decade connected between the digit strobe outputs and the BCD inputs will load the counter when the load counter input is taken high. Counter input is inhibited while the load counter input is high. The load counter input must remain high a minimum of six digit strobe output periods.

Three basic outputs originate from the counter: zero output, equal output, and carry output. Each output goes high on the positive (V_{SS}) going edge of the count input under the following conditions:

Zero output goes high for one count period when all decades contain zero. During a load counter operation the zero output is inhibited.

Equal output goes high for one count period when the contents of the counter and compare register are equal. The equal output is inhibited by a load counter or load register operation.

The carry output goes high with the leading ege of the count input at the count of 000000 when counting up or at 999999 when counting down and goes low with the negative going edge of the same count inpulse.

A count frequency of 1 MHz can be achieved if the equal output, zero output and carry output are not used. These outputs do not respond at this frequency due to their output delay illustrated on the timing diagram.

SIX DECADE COMPARE REGISTER

The register is loaded with BCD data digit-by-digit corresponding to the digit strobe outputs. BCD thumbwheel switches with four diodes per decade connected between the digit strobe outputs and the BCD inputs will load the register when the load register input is taken high. The load register input must remain high a minimum of six digit strobe output periods.

This register is a static register and will not be cleared by the clear input.

BCD & SEVEN SEGMENT OUTPUT

BCD or seven segment outputs are available. Digit strobes are decoded internally by a divide by six Johnson counter. This counter scans from MSD to LSD. By bringing the SET input low, this counter will be forced to the MSD decade count. During this time the segment outputs are blanked to protect against display burn out.

Both the segment outputs and digit strobes are blanked during the interdigit blanking time. Leading zero blanking effects only the segment outputs. This option is disabled by bringing the LZB input high.

BCD output data changes at the beginning of the interdigit blanking time. These outputs are CMOS compatible.

SCAN OSCILLATOR

The MK 50395 has an internal oscillator. The frequency of the scan oscillator is determined by an external capacitor between V_{SS} and scan input. The wave form present on the scan oscillator input is triangular.

An external scan oscillator may also be used to drive the scan input. In either case, external capacitors of 150 pF each will be required from V_{ss} to Counter BCD inputs and register BCD inputs. This will allow asynchronous loading of the BCD inputs.

If external capacitors on the BCD inputs are undesirable, it will be necessary to synchronize the negative going edge of the load register and/or load counter command to coincide with the positive going edge of the scan input signal. Also the V_{SS} range should be limited from 10.8 to 13.2 volts.

Typically, the scan oscillator will oscillate at the following frequencies with these nominal capacitor valves from V_{SS} to scan input.

	Min	Max
820 pF	1.4 KHz	4.8 KHz
470 pF	2.0 KHz	6.8 KHz
120 pF	7.0 KHz	20 KHz

ABSOLUTE MAXIMUM RATINGS

Voltage on Any Terminal Relative to V _{ss}	. +0.3V to -20V
Operating Temperature Range (Ambient)	. 0° C to $+70^{\circ}$ C
Storage Temperature Range (Ambient)	. 0°C to +100°C

MAXIMUM OPERATING CONDITIONS

	PARAMETER	MIN	MAX	UNITS	NOTES
TA	Operating Temperature	0	70	С	
V _{SS}	Supply Voltage (V _{DD} = 0V)	10	15	V	10
Iss	Supply Current		40	mA	4
B _v	Break Down Voltage (Segment only @ 10 μA)		V _{ss} – 26	V	

ELECTRICAL CHARACTERISTICS (V $_{DD}$ = 0V, V $_{SS}$ = + 10.0V to + 15.0, 0 $^{\circ}$ C \leqslant T $_{A}$ \leqslant 70 $^{\circ}$ C)

Static Operating Conditions

	PARAMETER	MIN	MAX	UNITS	NOTES
VIL	Input Low Voltage, "0"	V_{DD}	0.2V _{SS}	V	
V _{IH}	Input High Voltage, "1"	V _{SS} -1	V _{ss}	V	1
V _{OL}	Output Voltage "0" @ 30μ A		0.2V _{SS}	V	3
V _{OH}	Output Voltage "1" @ 1.5 mA	0.8V _{ss}		V	3
I _{OH}	Output Current "1" digit strobes segment outputs	3.0 10.0		mA mA	6 2
I _{SCAN}	Scan Input Pullup Current @ 0V		5.5	mA	
SCAN	Scan Input Pulldown Current @ 15V	2	40	μΑ	
I SET	SET Input Pullup Current @ 0V	5	60	μд	

Dynamic Operating Conditions

	PARAMETER	MIN	MAX	UNITS	NOTES
f _{CI}	Count Input Frequency	0	1.00	MHz	5, 9
f _{SI}	Scan Input Frequency	0	20	KHz	
t _{CPW}	Count Pulse Width	400		ns	11
t _{SPW}	Store Pulse Width	2.0		μs	
t _{SS}	Store Setup Time	0		μs	7
t _{CIS}	Count Inhibit Setup Time	0		μs	7
t _{UDS}	Up/Down Setup Time	75		μs	7
t _{CPW}	Clear Pulse Width	2.0		μs	7
t _{cs}	Clear Setup Time	0.5		μs	7
t _{OA}	Zero Access Time		3.0	μs	7
t _{OH}	Zero Hold Time		1.5	μs	7
t _{CA}	Carry Access Time		1.5	μs	7
t _{CH}	Carry Hold Time		0.9	μs	8
t _{EA}	Equal Access Time		2.0	μs	7
t _{EH}	Equal Hold Time		1.5	μs	7
t_	Load Time	1/6 f _{si}			


NOTES:


- MIN V_{IH} for R_A R_B R_C R_D C_A C_B C_C C_D inputs is V_{ss} 2.5V These inputs have internal pulldown resistors to V_{DD}
 For V_{OUT} = V_{ss} 3.0 volts
 This applies to the push pull CMOS compatible outputs. Does not


- include digit strobes or segment outputs.
 I_{DD} with inputs and outputs open. This does not include segment current. Total power per segment must be limited not to exceed power dissipation of package. (Θ_{JA} = 100 C/Watt)
 Measured at 50% duty cycle

- power dissipation of package. ($\Theta_{JA} = 100^{\circ} \text{ C/Watt}$)

 5. Measured at 50% duty cycle.
 6. For $V_{OUT} = V_{s} 2.0$ volts.
 7. The positive edge of the count input is the t = 0 reference
 8. Measured from negative edge of count input
 9. If carry, equal, or zero outputs are used the count frequency will be limited by their respective output times.
 10. With 150 pF capacitor to V_{s} from counter BCD and register BCD inputs.
 11. The count pulse width must be greater than the corry counter.
- 11. The count pulse width must be greater then the carry access; time when using the carry output.







CONSUMER CIRCUITS


FUTURE
PRODUCTS

MOSTEK

8-Digit Calculator Series **MOSTEK**

FEATURES:

- ☐ Single power supply with wide tolerances
- ☐ Operation directly from a nine volt battery (Applies to -1 parts only)
- ☐ Low power consumption
- ☐ Direct segment drive for LED displays
- ☐ Segment current regulated by a single resistor
- ☐ Fluorescent display compatible (Applies to -3 parts only)
- ☐ Internal clock requiring no external components
- ☐ Internal encoding of keyboard inputs
- ☐ Internal debouncing of keyboard inputs
- ☐ Internal power up clear requiring no external components



CALCULATOR PRODUCTS

MK 50282—8 digit, five-function (+, -, X, \div ,%) with average, repeat add/subtract, automatic constant, and percentage add on/discount

MK 50314 - 8 digit, five-function (+, -, \div , %) five key memory calculator (M+, M-, MR, MC, MX) with repeat add/subtract, automatic constant and percentage add on/discount

MK50101N MK50102N MK50075N

Financial Calculator Chip Set

MOSTEK

DESCRIPTION:

The MK 50075, ALU circuit combined with the MK 50101, MK 50102 ROM circuits forms a nine or twelve digit algebraic business calculator. The calculator normally has a nine digit display although all internal calculations are computed to thirteen digits. By adding two diodes and a switch twelve digits can be displayed. The display format may be fixed point (user programmed) or floating point.

The chip set has nine memory registers. The memory operations of addition and subtraction are performed on the contents of memory register one and the display register without affecting the display contents.

The calculator has the standard four functions of addition, subtraction, multiplication, and divisions. The equal key serves two functions. The first time it is pressed, it completes the previously entered operation. The second time it is pressed the calculator will perform constant operations in which the second numerical entry is treated as the constant. The calculator also performs the functions of percent, y^X, and gross profit margin.

Stored in its ROM's this chip set has a unique financial program. Tied in with this program are five financial keys: i, interest; n, number of payments; PMT, amount of payment; PV, present value; and FV, future value. All financial calculations require a minimum of three input parameters to solve for the other two. Input parameters may be entered in any order from the keyboard or be stored in the financial registers as the result of pervious calculations. These keys make financial calculations easier than adding or subtracting.

KEYBOARDS

yx		%	6 GP		DSP		C/CE	
n		i	PMT		PV		FV	
M+		M—	RCL EX		EX		СМ	
7	7 8		3		9		÷	
4	4		5	6		X		
1	1 2		2 3		3		_	
0	0 .				=		+	

Financial Calculator with One Memory Register

yx		%	GF	PM	DSP		C/CE
n		i	PΝ	lΤ	PV		FV
M†		M <u>—</u> (1)	VI— ST((1) (x		RC (x	L	EXM (x)
7			8	9			÷
4			5		6		Х
1			2	3			
0		•		=			+

Financial Calculator with Nine Memory Registers

MK50103N MK50104N MK50075N

MOSTEK

Scientific Calculator Chip Set

DESCRIPTION:

The MK 50075, ALU circuit combined with the MK 50103, 50104 ROM circuits forms a powerful twelve digit scientific calculator. The display format can be fixed point (user programmed) or floating point in either business or scientific notation. The calculator has four rotatable stack registers plus nine addressable memory registers. All entries use the reverse polish notation.

Effective combination of key functions on this calculator make it possible to offer fifty-five functions with thirty keys. Multifunction keys are accomplished by utilizing the SHFT/DSP, INV/STO, and HYP/RCL control keys. SHFT (Function)enables the upper case key function while INV (Function) enables the inverse of a function. The HYP key is used in conjunction with hyperbolic functions. Several keys have both upper case, and inverse functions while COS, SIN, and, TAN have hyperbolic upper case, and inverse functions. The order in which the control keys are entered will have no effect on the function.

For example, both the key sequence SHFT, INV, C→F and INV, SHFT, C→F will convert degrees Fahrenheit into degrees celsius.

The calculator can work trigonometric functions in either degrees, grads, or radians. When in the radian mode an indicator is turned on. Switching between grads and degrees is achieved by a slide switch while switching from grads to radians or degrees to radians is a key function. The calculator can do the following transcendental functions: sinx, arcsinx, cosx, arccosx, tanx, arctanx, sinhx, arcsinhx, coshx, arccoshx, tanhx, arctanhx, ex, Inx, 10x, and logx.

Besides trancendentals it calculates the single variable functions of X!, 1/X, \sqrt{X} , and x^2 and the two variable functions of y^X , $\sqrt[4]{\gamma}$, $\sqrt[8]{\gamma}$, and Δ^8 . It has ten preprogramed conversions which automatically change the contents of the display register into the desired units. It calculates mean and standard deviation using the unbiased method. Its Σ +, Σ —, and RCL Σ + functions combined with its polar to rectangular conversion makes vector addition straight forward.

Functions available on Scientific Calculator:

Clear Clear display Add, subtract, multiply, divide

Scientific display format; 10-digit mantissa, 2-digit exponent, floating decimal Mode set to radians Fix decimal point (0-9) in display Sine Cosine Tangent Hyperbolic sine Hyperbolic cosine

Hyperbolic tangent

Memory store, 9 registers Memory recall, 9 registers Memory exchange, 9 registers X ←→ Y exchange

Common Log Natural log

4-stack register Rotate stack Recall last X Y to the X power Reciprocal for all values exponent range from +99 through -100

Change sign Square root Factorials

Summation plus (adds X and Y to memory for vector addition; recalls sum of X and sum of Y) Percentage

Percentage difference (\triangle %)

Mean Standard deviation


Centigrade to fahrenheit
Liters to gallons
Centimeters to inches
Kilograms to pounds
Degrees to radians
Set radian mode for
trigonometric functions
Trigonometric rectangular
to polar
Hyperbolic rectangular
to polar

These functions are obtainable through the INVERSE calculation sequence:

Business display
format, 12-digits,
floating decimal point
Arc sine
Arc cosine
Arc tangent
Arc hyperbolic sine
Arc hyperbolic cosine
Arc hyperbolic tangent
Xth root of Y
Gross profit margin
percentage
Summation minus for
vector subtraction

Anti log, natural (e^x)
for all values from
+230 through -230
Anti log, common (10^x),
for all values from
+99.9 through -99.9
Trigonometric polar to
rectangular
Hyperbolic polar to
rectangular
Set degree mode for
trigonometric functions
x²
Fahrenheit to centigrade
Gallons to liters
Inches to centimeters
Pounds to kilograms

D 14	D13	D12	DII	D IO	D 9	D 8	D 7	D 6	D 5	D 4	D 3	D 2	DΙ
-				ISPLAY	-		SCIENT			 	SIGN	EXPO	NENT
					Y FOR	MAT	+ FLOA	ESS	SIGN	 	i	I I	1
			12	DIGIT	MAN	ITISSA	+ FLO	ATING	SIGN	· · · · ·			



MK 50250N Series

MOSTEK

MOS Digital Alarm Clock


FEATURES


Single Voltage Power Supply Intensity Control Simple Time Setting 4 or 6 Digit Display AM/PM and Activity Indicator Selectable Input Frequency and Output Mode MK 50250 - 12 hr/60 Hz or 24 hr/50 Hz MK 50253 – 12 hr/50 Hz or 24 hr/50 Hz MK 50254 - 12 hr/60 Hz or 24 Hr/60 Hz 24 hr. Alarm Snooze Alarm




technology. alarm clock with the addition disabled and immediately reendisplay, and standard interfacing components. (See Typical ted alarm for 10 minutes. Circuit Configuration).

The MK 50250 is a versatile circuit is compatible with 4 or MOS/LSI clock circuit manu- 6 digit seven segment multiplexfactured by MOSTEK using ed displays. An AM/PM and its depletion-load, ion implan- circuit activity signal is genetation process and P-channel rated by the chip. The alarm The circuit can operates in a 24 hour mode, be used to construct a digital which allows the alarm to be of only a simple power supply, abled to activate 24 hours later. The snooze inhibits an activa-







MK50380N MK50381N

MOS Clock Radio Circuit

MOSTEK

FEATURES:

Direct drive display outputs
10 mA. D.C. per segment
Current control regulation — on chip
Low power brightness control — on chip
RFI eliminating slow-up circuitry
SLEEP radio feature
24-hour "SNOOZE" alarm
Independent digit setting
Multiple ground pins for high reliability
Non-multiplexed output circuitry
MK 50380N-12 hr/60 Hz
MK 50381N-12 hr/50 Hz

DESCRIPTION

The MK 50380 provides the logic, timing and display interface circuitry for a completely solid state digital clock-radio. The circuit realizes a goal of minimal system cost while maintaining a high standard of performance and reliability.


The MK 50380 features direct drive display outputs eliminating all components (active or passive) between the circuit and LED display. These outputs are capable of sourcing 10 mADC @ 45° C consistently and reliably.


Consistency is provided by on-chip current control regulation. This minimizes inadequate brightness, overheating or other production difficulties.

Reliability is provided by multiple ground pads connected internally (1, 8, 15, 22) and extended ($V_{\rm SS}$) metal width. This minimizes the danger of long term failures due to metal migration at high current levels.

Each display buffer is driven by slow-up circuitry to eliminate the troublesome RFI present in most multiplexed and some non-multiplexed designs.

The "ALARM" output features 24 hour setting capability "SNOOZE" (6-7 minutes) inhibit, and disable circuitry. This output is a logic "1" level when activated and not inhibited or disabled. A separate "RADIO" output may be enabled for approximately 1 Hr. unless cancelled prematurely by subsequently activating the "SNOOZE" feature.





The "TIME/ALARM" input selects the function to be displayed. The "HOURS SET" input advances the displayed hours when activated. The "MINUTES SET" input advances the displayed minutes digit when activated. Simultaneously activating both the "HOURS SET" and "MINUTES SET" inputs advances the displayed tens of minutes digit. These units are advanced independently at a 1 Hz rate.

The MK 50380 is an MOS/LSI clock-radio circuit manufactured by MOSTEK using its depletion load, ion implantation process and P-Channel technology.

CMOS LED Watch Circuit

MOSTEK


FEATURES:


- ☐ Hours, minutes, seconds, month, day and date.
- ☐ Oscillator inverter for 32,768Hz quartz crystal.
- ☐ Direct segment drive with on-chip-current limiting resisters.
- ☐ Single pole "close to case" switch input with internal debounce for display and time setting.
- 1024 Hz output for oscillator trimming.
- □ Intensity control.

PIN CONNECTIONS FAV DI D2 D3 D4 TEST TEST [PHOTO CELL Ø 2 [SH SE TOP VIEW OSC IN SG OSC OUT [SF SET V + PIN ONE DISPLAY SD SC SB SA COLON

DESCRIPTION:

The MK 50440, is a single chip ion-implanted metal gate CMOS circuit for multiplexed four digit LED display calendar watches. The circuit provides 12 hour time-keeping with a 4-year month-date calendar, and displays day of the week. The MK 50440 displays month-left and date right. A single "close-to-case" switch is used for display and features display time-out. An additional switch input is used for time setting.





FUTURE PRODUCTS

16K-BIT

MOS Read Only Memory

MOSTEK


FEATURES:


- * Fast Access, Less Than 250 ns Access Time
- * Single +12 Volt Power Supply
- Low Power Dissipation
- * 2K x 8 or 4K x 4 Organization With Open-Drain Outputs
- * Ion-Implanted for TTL/DTL Compatibility at All Inputs
- * Input Protection Against Static Charge
- * On-Chip Address Latches

DESCRIPTION:

The MK 29000 is a mask programmable dynamic, read only memory circuit fabricated with MOSTEK's special Self-Aligned, N-Channel, Metal Gate process to minimize chip size and optimize circuit performance. The MK 29000 is the first of a series of high performance ROM circuits designed to be competitive with many bipolar ROMs in speed, but excel in power dissipation and bit density. The timing requirements for the MK 29000 are such that the part will fit right into many high performance memory systems. The RAS and precharge timing requirements for the MK 4096, 4K dynamic RAM, are identical to the AR and precharge requirements of the MK 29000.

The MK 29001 is a preprogrammed version of the MK 29000 containing six character conversion codes (ASCII to Selectric, EBCDIC, and a modified 8-bit Hollerith/Selectric to ASCII, EBCDIC to ASCII, and a modified Hollerith to ASCII) as well as 128 USASCII characters using mixed character fonts of 5 x 7 and 7 x 7 dot matrices with extra check bits.





16K-BIT

MOS Read Only Memory




FEATURES:


- ☐ Single +5 volt power supply
- ☐ Completely static operation (no clocks required)
- ☐ Less than 600 ns Access Time
- ☐ Directly TTL compatible
- ☐ Three programmable chip select inputs
- ☐ Input protection against static charge

DESCRIPTION:

The MK 31000 is a 16,384 bit read only memory circuit designed as a high performance replacement for the INTEL 2316. The internal organization of the MK 31000 is arranged as a 2K x 8 matrix to allow simple interface with eight-bit processor applications. The static operation of the MK 31000 coupled with three programmable chip select inputs provide an easily expandable, high performance memory circuit with extremely simple interface requirements.

The MK 31000 read only memory is fabricated with N-Channel silicon gate technology to minimize chip size and optimize circuit performance. Ion implantation allows TTL compatibility at both the inputs and the outputs.





4096x 1 BIT DYNAMIC

Random Access Memory

MOSTEK

FEATURES:

- Standard 16-pin DIP
- All Inputs are Low Capacitance and TTL Compatible
- Input Latches for Addresses, Chip Select and Data In
- Inputs Protected Against Static Charge Three-State TTL Compatible Output
- Output Data Latched and Valid Into Next Cycle Pin Compatible with MK 4096
- Improved Performance With Page-Mode and Read-Modify-Write Capability:


Random read or write cycles

under 325 ns

Random access under 200 ns Page access under 125 ns

Low Power: Active power under 500 mW Standby power under 12mW

No Power-up Sequence Requirement



ible timing modes. Besides the usual read and write cycles, read-modify-write and page-mode timing is possible with the MK 4027. Page-mode timing is very useful in systems that require Direct Memory Access (DMA) operation.

DESCRIPTION:

The MK 4027 is a 4096X1 bit dynamic random access memory circuit fabricated with Mostek's N-Channel silicon gate, Isoplanar process. This process allows the MK 4027 to be a high performance state-of-theart memory circuit that is manufacturable in high volume. The single transistor cell employed in the memory matrix utilizes a dynamic storage technique and each of the 64 row addresses requires refreshing every 2 milliseconds.

A unique multiplexing and latching technique for the address inputs permits the MK 4027 to be packaged in a standard 16-pin DIP on 0.3 inch centers. This package size provides high system bit densities and is compatible with widely available automated testing and insertion equipment.

System oriented features designed into the MK 4027 include direct interfacing capability with TTL, 6 instead of 12 low capacitance address lines to drive, on-chip registers which eliminate the need for interface registers, input logic levels selected to optimize the noise immunity, and two chip-select methods to allow the user to determine the appropriate speed/ power characteristics of his memory system. MK 4027 also incorporates several different and flex-

ADDRESSING:

The 12 address bits required to decode 1 of the 4096 cell locations within the MK 4027 are multiplexed onto the 6 address inputs and latched into the onchip row and column address latches. The Row Address Strobe (RAS) latches the 6 row address bits into the chip. The Column Address Strobe (CAS) subsequently latches the 6 column address bits plus Chip Select (CS) into the chip. The hold time requirement for the column address bits and \overline{CS} is referenced to both RAS and \overline{CAS} . Since the Chip Select signal is not required until well into the memory cycle, its decoding time does not add to system access or cycle

MK 50396N MK 50397N MOSTEK

MOS Six-Decade Counter/Display Decoder


FEATURES:

Single power supply
Schmitt-Trigger on the count-input
Six decades of synchronous up/down
counting
Look-ahead carry or borrow
Loadable counter
Loadable compare-register with com-
parator output
Multiplexed BCD and seven-segment
outputs
Internal scan oscillator
Direct LED segment drive
Interfaces directly with CMOS logic
Leading zero blanking
MK 50396 programmed to count
time: 99 hrs., 59 min., 59 sec.
MK 50397 programmed to count
time: 59 min., 59 sec., 99/100 sec.

DESCRIPTION:

The MK 50395 Series is an ion-implanted, P-channel MOS six-decade synchronous up/down-counter/display driver with compare-register and storage-latches. The counter as well as the register can be loaded digit-by-digit with BCD data. The counterhas an asynchronous-clear function.

Scanning is controlled by the scan oscillator input which is self-oscillating or can be overdriven by an external signal. The six-decade-register is constantly compared to the state of the six-decade-counter and when both the register and the counter have the same content, an EQUAL signal is generated. The contents of the counter can be transferred into the 6-digit latch which is then multiplexed from MSD to LSD in BCD and 7-segment format to the output. The seven-segment decoder incorporates a leading-zero blanking circuit which can be disabled by an external signal. This device is intended to interface directly with the standard CMOS logic families.



141

Integrated Tone Dialer

MOSTEK

FEATURES

Can operate directly from the telephone line with no external power supply


High accuracy tones

Long term stability

Digital divider logic, resistive ladder network, and CMOS operational amplifier on single chip

Uses inexpensive 3.58 MHz crystal

Wide supply tolerance suitable for DC supply such as 4AA cells or a single 9 volt battery



DESCRIPTION:

The MK 5085 and MK 5086 are monolithic integrated circuits fabricated with the complementary symmetry MOS (CMOS) process. Using an inexpensive crystal reference, the MK 5085 and MK 5086 provide eight different audio sinusoidal frequencies, which are mixed together to provide tones suitable for Dual-Tone Multi-Frequency telephone dialing.

The keyboard entries select the proper digital dividers to divide the 3.58 MHz to obtain the unique audio frequencies required. These digital signals are then processed by a conventional R-2R ladder network, and current to voltage transformation is made by an on chip amplifier. This is a conventional D to A converter, and yields sine waves of sufficient purity as to require little or no filtering. The same amplifier accomplishes summing of the low and high group tones to obtain the required dual tone signal. Inherent frequency accuracy is obtained via the crystal reference without need for adjustment.

The primary use of the 5085 and 5086 is intended to be used in telephone applications, where it will derive its necessary power directly from the telephone lines, and send the output tones back differentially across these lines. The 5085 and 5086 may also be used with a fixed d.c. supply, and in this case, the audio output tones are available single ended from the output amplifier. The CMOS processing allows operation over a wide range of operating voltages, which implies proper operation over a wide range of loop resistance or a separate supply.

Row and column information may be delivered to the MK 5085 via class A keyboard. The MK 5086 interfaces with the Standard 2 of 7 DTMF Keyboard. Common key functions such as switching out the transmitter and switching in muting resistance are accomplished electronically.

Mostek reserves the right to make changes in specifications at any time and without notice. The information furnished by Mostek in this publication is believed to be accurate and reliable. However, no responsibility is assumed by Mostek for its use; nor for any infringements of patents or other rights of third parties resulting from its use. No license is granted under any patents or patent rights of Mostek.

PRINTED IN GERMANY

Copyright 1975 by Mostek Corporation All rights reserved

MOSTEK

MOSTEK GMBH D-7024 Filderstadt 1 Talstraße 172 West Germany Telephone: 07 11/70 1096 Telex: 07 255 792 MOSTEK ITALIA S.P.A. Via G. da Procida 10 I-20 149 Milane Telephone: 3185337 3492696 Telex: 20 155 MOSTEK FRANCE S.A.R.L. Båt. Liege 1, Place des Etats Unis Silic 217 F-94 518 Rungis Cedex Telephone: 686–0153 Telex: 290 163 Code 262 MOSTEK UK LIMITED 240 Upper Street London N. J Telephone: 01 + 359 6271 Telex: 2 5940